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Abstract

In a typical machine vision application, a line-scan camera positioned on the production
line captures images o f the parts to be inspected and sends them to the machine vision
computer. The computer then uses high-speed data acquisition devices and sophisticated
analysis software to extract information from these cameras and generates decisions about
the product and manufacturing system. As the manufacturing systems increasingly gener
ate more fine featured and advanced products, the need for higher resolution and faster
processing of these camera images is necessary to maintain quality control.

To reduce the overwhelming amount of data from multiple camera systems to the analysis
computer, an in-camera processing system is introduced. This system involves placing a
computing system inside the camera which can perform similar operations to the analysis
system, but without all of the additional overhead components.

The work presented in this thesis describes an enhanced embedded system which is
mounted into a DALSA line-scan camera. This system provides support for real-time one
dimensional signal processing with the aid o f integrated hardware and software resources.
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Chapter 1
Introduction

1.1

Introduction

Human vision has played an indispensable role in the process of
manufacturing products since the beginning of the Industrial
Revolution. Human eyes did what no machines could do
themselves by locating and positioning work, tracking the flow of
parts, and inspecting output for quality and consistency. The
requirements today of many manufacturing processes have
surpassed the limits o f human eyesight. Manufactured items often
are produced too quickly or with tolerances too small to be
analyzed by the human eye. In response to manufacturers' needs, a
new technology known as “machine vision” emerged, providing
manufacturing equipment with the gift o f sight.

In a typical machine vision application, a special video camera
positioned on the production line captures images of the parts to be
inspected and sends them to the machine vision computer. The
computer then uses sophisticated analysis software to extract
information from these digital images and generates decisions
about the product manufacturing system (see Figure 1.1).

Introduction

Introduction
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Figure 1.1 Typical Machine Vision Application
Special
Video
Camera

Image Analysis
System

Products Under
Inspection

Manufacturing Line

Process Control/
Controller Alert
System

For a moving production line, a standard frame camera (operating at NTSC 60Hz, - 15kHz
line rate) is not capable of capturing true images since there is no synchronization between
the camera and the manufacturing line (see Figure 1.2). Even if their speeds are matched,
there still will be some losses causing image distortion due to the nature of the frame
camera.

Figure 1.2 Capturing an Image from a Non-Synchronized Production Line
Manufacturing Line

| Camera Frame Capturing (60Hz)

Image Analysis System

A special continuously capturing camera (line scan) that is synchronized to the motion of
the manufacturing line will compensate for the image quality loss of a standard frame
camera (see Figure 1.3).

Introduction

Introduction
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Figure 1.3 Capturing an Image from a Synchronized Production Line
Manufacturing Line

Line Scan Camera (synchronized
with manufacturing line)

Image Analysis System

To obtain an accurate digital representation o f the image, the camera must be placed an
appropriate distance away from the manufacturing line. If the camera is placed too far
away from the manufacturing line, important data may be lost by the image pixelization
effect (see Figure 1.4).

Figure 1.4 Example of Image Pixelization Effect

&
Pixelization

To eliminate the problem of image pixelization, multiple cameras can be placed side-byside and their separate images can be combined by the analysis system into a single
complete image (see Figure 1.5).

Introduction
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Figure 1.5 Multiple Camera System
High Bandwidth Data

t
Line Scan
Camera
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90
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Camera

II
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Image Analysis
System

Product Under
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I * '
Manufacturing Line

Although multiple cameras solve the pixelization problem, they create a new high
bandwidth problem. Similarly as manufacturing system speeds have surpassed the speed
of human vision, the computational time for processing very large amounts of image data
can overwhelm the image analysis system. To resolve this high bandwidth problem, an in
camera processing board concept is introduced [16].

1.2

In-Camera Processing Board

The concept of the in-camera processing board is simple: Place a computing system inside
the camera which can perform similar operations to the analysis system, but without all of
the additional overhead components (large operating system, graphical user interface, hard
disk, video support, etc.). This in-camera system will then reduce the outgoing bandwidth
to the analysis system so that it can handle data from multiple cameras (see Figure 1.6).

Introduction

In-Camera Processing Board
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Figure 1.6 In-Camera Processing Board Reduces Bandwidth to Analysis System
Low Bandwidth Data
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Product Under
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Due to PCB space limitations inside the cameras, the early in-camera system used a single
Field Programmable Gate Array (FPGA) to perform real-time processing directly on the
camera’s digital video stream. Such a system is limited in its processing capabilities and is
unable to perform the higher level image processing required for two dimensional image
data analysis.

1.3

First Generation System

A previous research project used a design based on the above system to transmit the
processed data from the FPGA over a lower bandwidth bi-directional medium. The
permanently programmed FPGA is replaced with an in-system reprogrammable FPGA to
allow the processing algorithms to be easily changed. This new system also included a
FIFO (simulated by a RAM device) and a microcontroller unit (MCU) to facilitate system
control and the bi-directional communication [IS].

1.4

Thesis Overview

The work performed for this dissertation was the design o f a second generation in-camera
processing system which improved upon the first generation system described above. This
new system also includes a Digital Signal Processor (DSP) for enhanced arithmetic and
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high-speed networking to greatly improve communication to the analysis system and other
cameras.

1.5

Thesis Organization

This thesis is organized as follows: Chapter 2 provides information of the first generation
system designed prior to this project work. It forms the basis for the decisions made in the
second generation system. Chapter 3 introduces the reasoning behind the selection of the
devices and components for the second generation system. It also covers the basic
connectivity issues in enabling the systems operation. Chapter 4 lists the design
partitioning steps to realize the system design while maintaining the constraints of the
camera. Hardware tests to verify the design’s proper fabrication are also explained.
Chapter 5 examines the hardware, software and video algorithms performances and offers
potential system design improvements. Chapter 6 concludes this thesis by making
recommendations on a future third generation system.

Introduction

Thesis Organization

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

6

Chapter 2
First Generation
System

2.1

Introduction

The first generation system was designed prior to the beginning of
this work by other students. The state of this system was at the point
of initial hardware testing and software design. Before any work
could be done on designing the second generation system, the first
generation system needed to be evaluated and tested to determine
which

components

of

the

system

would

operate

within

specifications and which systems needed to be modified, improved
or removed.

2.2

Camera Specifications

The first generation system was designed for the DALSA CL-E11024 line scan camera. This camera operates at a clock speed of
ISMHz with an 8 bit luminance image data rate o f 7.5MHz and a
maximum line rate of approximately 7.5kHz [5]. The clock source
of the camera is provided by an external generator and the line rate
is controlled by a conveyor or other data rate synchronizing device
(see Figure 2.1). The first generation system was physically
designed to mount directly into the camera and to connect to the
camera’s internal signals and buses.

Fiist Generation System

Introduction
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Figure 2.1 CL-E1-1024 System Level Diagram
CL-El-1024 Camera
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Theory of Operation

The CL-El-1024 camera alone has a basic interface. Upon reset, the camera begins
transmitting high bandwidth data immediately based on the state of the line valid and
clock signals, it is then the responsibility of a digital data acquisition system to process or
capture the video data. This is strictly a unidirectional communication relationship; no
data from the host ever goes back to the camera (see Figure 2.2).

Figure 2.2 Unmodified High Level System Block Diagram

Conveyor

Camera

Clock
Generator
Uni-Directional
High Bandwidth
Communication

Host Monitoring
System (DA board)

First Generation System

Theory o f Operation
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With the addition of the first generation system, the behaviour of the camera interface
changes into a more complex device. The target operation o f the system is to reduce the
incoming uncompressed data stream from the camera and to transmit it to the host
computer over a bidirectional lower bandwidth medium. Although the concept seems
simple, it is much more difficult to implement within the systems constraints (see Figure
2.3).

Figure 2.3 First Generation System High Level System Block Diagram

\h
Conveyor

Camera

rrV^

Clock
Generator

First
Generation
System

Host Monitoring
System (no DA
board)

2.4

Bi-Directional
Low Bandwidth
Communication

First Generation System Details

The first generation system consists o f a FPGA (to perform real time processing on the
digital video stream from the camera), a SRAM (intended for use as a FIFO to compensate
for large data bursts of the processed data), a microcontroller (the main controlling unit of
the system), an EEPROM (to store microcontroller code and FPGA bitstreams) and a
voltage level converter for RS-232 communication to the host monitoring system (see
Figure 2.4).

First Generation System

Fust Generation System Details
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Figure 2.4 First Generation System Component Level Diagram
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33
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2.4.1 Xilinx4000E Series FPGA
The Xilinx Field Programmable Gate Arrays (FPGAs) are high-performance, highcapacity SRAM based devices which require programming after reset or power up. Other
FPGA manufacturers (such as Altera) produce PROM based FPGAs which can be
programmed only once. The Xilinx FPGAs have a long programming life cycle and are
ideal for this particular application where the FPGA is intended to be programming for
different algorithms. The 4000 series devices are implemented with a regular,
programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a
hierarchy of routing resources, and surrounded by a perimeter of programmable Input/
Output Blocks (IOBs). Each 4000E series CLB (see Figure 2.S) contains two 4-bit
function generators (16x1 lookup tables) with fast carry logic, two clocked (edge or level
triggered) “D” flip flops and several multiplexer options which can allow for routing very
dense designs. The 4000E series offers the ability of using the two function generators as
true RAM elements. Each function generator can be used as a 4-bit dual port RAM or both
can be merged into a 5-bit single port RAM. This feature allows each CLBs to contain up

First Generation System

Fust Generation System Details
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to 34 bits o f RAM (only 2 bits per CLB in the 4000 series) thus enabling the ability to
realize more complex designs in the FPGA.

Figure 2.5 Xilinx 4000E Series CLB
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Each 4000E IOB contains two edge triggered “D” flip-flops with enable lines (one for
input and one for output), tri-state control and pull-up and pull-down resistors (see Figure
2.6). This is significantly different from the 4000 predecessor which had no resistors or
flip-flop enable functions which had to be implemented in the CLBs.

First Generation System

First Generation System Details

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

II

University o f Windsor

Figure 2.6 Xilinx 4000E Series IOB
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Originally, the first generation system used a Xilinx 4003A-6 FPGA. It was decided to
upgrade to a faster 4000E series device since the original was found to be too slow (6ns
CLB delay) to handle the 15MHz clock rate and it did not have the appropriate elements to
allow for efficient implementation o f RAM elements.

2.4.2 Motorola M68HC11E9 Microcontroller Unit
The M68HC11 E series of 8-bit microcontroller units (MCU) combine the M68HCU
CPU with on-chip peripherals. The E series is comprised o f many devices with various
configurations of RAM, ROM or EPROM, and EEPROM. The particular device used here
in this design is the E9 series in a 68 pin PLCC package which contains 12K of ROM
(internal BUFFALO monitor for interactive debugging) 512 bytes of EEPROM
(programmed code may be executed by internal bootstrap) and 512 bytes o f RAM. When
in single-chip mode, this device has 40 I/O pins (of differing capabilities) available to the
designer.

The MCU is the heart o f the first generation system as it is responsible for the operation of
the whole embedded system. Its tasks include programming the FPGA, transferring data
to and from the EEPROM, and to relay data from the host to the FPGA and vice versa.

First Generation System

First Generation System Details
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System To Host Transmission
The MCU is connected to the host system by means of an RS-232 link. This link is chosen
due to its large noise margin (-12V to 12V) which is not easily effected by electrically
noisy environments and long transmission distances. The MCU itself outputs and expects
TTL signals. An RS-232 voltage level converter is added to the system to transparently
adjust for these necessary voltage changes. The speed of this link is chosen to be 9600
baud which is determined by a baud rate generator that divides the MCU’s 8MHz crystal
oscillator by 13 (see Table 2.1). Since the baud rate is dependent on the driving oscillator,
various transmission speeds can be obtained. Most of these speed combinations are not
standard and will therefore make it difficult to interface to other standard RS-232 systems
such as the ones provided on IBM compatible PCs. Although it is possible to increase the
speed of the RS-232 link by lowering the MCU clock speed, this was not done since it
would result in a significant overall MCU performance deterioration.

Table 2.1 MCU Baud Rates Related to Crystal Oscillator and Divider
Crystal Frequency
Dividing
Factor

8MHz

4.9152MHz

4MHz

3.6864MHz

Highest Baud Rate (standard rates bolded)

1

125.000K

76.800K

62.500K

57.600K

3

41.667K

25.600K

20.833K

19.200K

4

31.250K

19.200K

15.625K

14.400K

13

9600

5.908K

4800

4.43 IK

2MHz

1.2288MHz

1MHz

921.6kHz

Bus Frequency

EEPROM Connectivity
As mentioned above, the MCU is also connected to an external EEPROM device [34].
This device is required to store the FPGA configuration bitstream and any additional
MCU code since the RS-232 transmission speeds restrict download speeds from the host
to the camera to an unacceptable value. The MCU has the ability to connect to external

Fitst Generation System
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memory devices through it’s “expanded mode” [14], however, this is not the approach
taken here. The expanded mode feature will perform external memory read/writes for
memory locations which are not mapped to the internal MCU memory model. This mode
also requires several multiplexed I/O pins (address, data, handshaking) in order to address
the maximum 64K external memory range. The capacity o f the EEPROM in this system is
32K bytes (was originally 16K bytes), and therefore the design does not require the full
addressing range and additional external control logic (as seen in Figure 2.7). Instead, an
indirect addressing method of connectivity is chosen (see schematic in Appendix A.l
"Schematics" on page 94). By using the user I/O pins available from the MCU (when in
single-chip mode), all data, address and control lines are connected; however, the
EEPROM access is controlled by setting these I/O signals with specific microcontroller
software code.

Figure 2.7 MCU Sample Memory Interface in Expanded Mode
■ADDR15
-AD0R14
■ADDR13
-ADDR12
•ADDR11
• ADDR10
-ADDR9
-A 00R8

P87

PS6
PB5
PB4
PBS
PB2
PB1

PSO
HC373
PC7
PCS
PCS
PC4
PCS
PCS
PCI
PCO

AS

01
02
OS
04
OS
08
07
08
LE

R/W

■ADDR7
■A0DR6
-ADDR5
■AD0R4
-ADDR3
- A0DR2
• A0DR1
- AODRO

SHE

= t>

•CE
• DATA7
-0ATA6
-0ATA5
•DATA4
•0ATA3
•DATA2
• 0ATA1
-0ATA0

MCU

First Generation System

at
02
03
04
as
as
07
08
OE

Fust Generation System Details

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

14

University o f Windsor

FPGA Connectivity
The MCU connects to the FPGA using a parallel structure. The configuration of the FPGA
is set to require a parallel download (determined by 3 pins on the FPGA tied to power/
ground in a particular combination) with hardware handshaking. Along with the
handshaking lines are special programming and error signals. With all of these
connections and proper software code, the MCU will program the FPGA reliably without
any flaws.

2.5

Detailed System Operation

Upon system reset, the MCU boots up by executing the main code within its internal
EEPROM memory. This internal EEPROM code also contains a series of routines
common to all of the system microcontroller functions. These routines include code that
interfaces to the RS-232 communication port and handles the external EEPROM as a
virtual disk where all MCU code and FPGA bitstreams can be loaded and saved. As
mention previously, the EEPROM is necessary due to the slow speed of the RS-232 link. If
the FPGA were to be programmed with data directly from the host computer, the time
required would be IS seconds; a considerable and unacceptable delay.

This main routine initializes all the on-board devices and synchronizes with and waits for
commands from the host monitoring system (see Figure 2.8). These commands are
completely programmable by the host and range in function from programming the FPGA
to upgrading the firmware (see Table 2.2).

Table 2.2 Top Level System Commands

Command

Explanation

0x20

Executes the following 236 bytes of code at memory location 0x0100

0x21

Download microcontroller code into EEPROM

0x22

Download bit stream from host to EEPROM

0x23

Reset FPGA, download contents o f EEPROM bit stream to FPGA and
begin capture routine

0x24

Delete microcontroller code from EEPROM

First Generation System

Detailed System Operation
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Table 2.2 Top Level System Commands
Command

Explanation

0x25

Download FPGA algorithm properties to EEPROM

0x26

Upload FPGA algorithm properties from EEPROM

0x03

Exits to BUFFALO Monitor for interactive system debugging

Figure 2.8 Detailed Flowchart of Main Routine
Reset Variables
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Load and Execute j
Program C-0x20 I
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Execute Code At
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Yes
. . . % ____

Execute
BUFFALO
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When a valid bitstream is present in the external EEPROM, the processing or capture
phase can begin (see Figure 2.9). This portion o f the system behaves like the main routine
where different commands are executed from the host (see Table 2.3).

Table 2 3 Capture Level Commands
Command

Explanation

0x41

Enable FPGA data processing

0x42

Disable FPGA data processing

0x43

Reset FPGA internal and external FIFOs

0x44

Transmit a parameter to the FPGA

0x45

Begin upload o f FIFO’s popped contents

0x01

Return to top level

First Generation System

Detailed System Operation
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Figure 2.9 Detailed Flowchart of Capture Routine
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2.6

Host Communication Interface

After the microcontroller programs the FPGA by the parallel programming method, the
programming lines are then treated as serial communication signals to the FPGA logic.
The microcontroller can either send data (programmable algorithm parameters), receive
data (popped contents from external FIFO) or read/write data using static logic control
lines (see Figure 2.10).

First Generation System

Host Communication Interface
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Figure 2.10 Block Diagram of Microcontroller to FPGA Communication
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In order to send data from the MCU to the FPGA a simple clocked unidirectional
hardware serial communication method is used (shown in Figure 2.11) which requires 3
output signal lines.

Figure 2.11 MCU to FPGA Communication
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Receiving data from the FPGA uses a bi-directional hardware serial communication
method (shown in Figure 2.12) which requires only 4 signal lines.

Figure 2.12 FPGA to MCU Communication
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Video Data Processing

Before any real-time video data processing can be performed in the FPGA, the timing
specifications of the camera have to be met in order to obtain the correct data (as shown in
Figure 2.13).

Figure 2.13 CL-El-1024 Output Signals
Master
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8-Bit Pixel
Data
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The FPGA based video logic uses signals from the camera, host interface system
(provides programmable parameters) and FIFO system to process the incoming video
properly and to transmit it reliably to the host monitoring system (see Figure 2.14).

First Generation System

Video Data Processing
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Figure 2.14 Video Processing Algorithm Connectivity
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Any algorithm that adheres to the camera timing specifications and the interface
characteristics will operate within this system. The following sections provide information
on a few of the simple algorithms implemented in the first generation system to test its
operation. The hardware description code for these algorithms can be found in Appendix
B.2.4 "Video Processor VHDL Code" on page 162.

2.7.1 Minimum/Maximum Algorithm
The minimum/maximum algorithm simply replaces any video data which falls between a
specified range with a background value (see Figure 2.15 and Figure 2.16).

Figure 2.15 Graphical Interpretation of the Minimum/Maximum Algorithm
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Figure 2.16 Detailed Flowchart of the Minimum/Maximum Algorithm
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2.7.2 Range Algorithm
The range algorithm is simply the complement of the minimum/maximum algorithm. Any
video data which does not fall between a specified range with be replaced with a
background value (see Figure 2.17 and Figure 2.18).

Figure 2.17 Graphical Interpretation of the Range Algorithm
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Figure 2.18 Detailed Flowchart of the Range Algorithm
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2.7.3 Delta Threshold Algorithm
The delta threshold algorithm calculates the absolute slope between two adjacent values
and replaces the second with the background value if that slope is lower than specified (see
Figure 2.19 and Figure 2.20).

Figure 2.19 Graphical Interpretation of the Delta Threshold Algorithm
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Figure 2.20 Detailed Flowchart of the Delta Threshold Algorithm
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2.7.4 Delta Tracker
The delta trackers algorithm operates by tracking the background based on the fluctuations
of the incoming values. The pixel value is replaced with the background value when it is
within a specified tolerance (see Figure 2.21 and Figure 2.22).

Figure 2.21 Graphical Interpretation of the Delta Tracker Algorithm
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Figure 2.22 Detailed Flowchart of the Delta Tracker Algorithm
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Data Compression

After the FPGA performs its selective pixel elimination, the new data is sent to the
microcontroller which then transmits it to the host. This data must be as compressed as
possible since the transmission speed to the host is slow relative to that o f the camera bus.
At best case, the FPGA algorithm would eliminate all pixels in a line from being defects,
therefore this case should transmit the minimal amount of data. Since the FPGA is
operating in real time, a data compression scheme must be designed which will compress
the data efficiently and use very little resources.

First Generation System

Data Compression
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2.8.1 Run-Length Encoding (RLE) Compression
RLE compression is a very simple approach to data compression. It compresses best when
there is a long sequence of duplicate bytes; however, continuous non-repeating bytes cause
non-optimal compression. Although the RLE algorithm differs from one implementation
to another, the concept remains the same. A compressed stream consists of a series of
packets, where each packet begins with a header byte and followed by variable data from 1
to 128 bytes (see Figure 2.23).

Figure 2.23 Decomposition of the Compressed Stream
forejim o f G mprt ssed Packet^

Header
byte

Repeat

Packet
length

Variable
byte(s)

Bytes to be
repeated or copied

The header byte (separated into a repeat bit and a 7 bit counter value starting at 0)
represents the type of packet and the amount of data remaining in the packet. When the
repeat bit is set, the counter value contains the number of times the next byte is repeated;
This packet is always 2 bytes. The other packet possibility is when the repeat bit is cleared
and the counter value contains the number o f bytes remaining in the packet to be copied
into the uncompressed stream. See Table 2.4 for some RLE compressed data examples.

Table 2.4 Examples of RLE Compressed Byte Streams
Uncompressed Data

Compressed Packet

25252525252525252525

8925

010304060810

05010304060810

8080808080807F7E80818080808080

8580037F7E80818480

101112131415161718191A1B1C1D

0D101112131415161718191A1B1C1D

Fust Generation System
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2.8.2 Real Time RLE Implementation
Although the RLE compression scheme is relatively simple to implement in software, it is
much more difficult to implement in real time hardware. In order to implement the nonrepetitive portion of the compressor, a large buffer is needed to store the outgoing stream
before the header byte. Potential problems involving throughput and buffer overwriting are
very likely, particularly when the compressed stream is being transmitted while new data
is being processed. Instead o f designing around these problems, a modified RLE
compression scheme is introduced.

2.8.3 Modified RLE Compression
The target hardware for the RLE compressor is an FPGA where buffer space or RAM is
very costly in terms of resources. To resolve this, the compressor repeat mode is always
considered on, thus increasing the counter value to 8 bits. This approach effectively
decreases the compression ratio for non-repeating data such that 2 bytes of compressed
data represents one byte of uncompressed data. Although this modification does not
produce the same level o f compression for non-repeating data as the original method, it is
implementable with limited hardware.

Defects and Non-Defects
In order to describe a defect in the compressed data stream, the luminance value obtained
from the camera is encoded with no modifications. However, a non-defect is replaced by a
programmable background value. This background value should be set based on the
requirements of the software algorithms in the host monitoring system which will later
process the compressed stream. Ideally, the compressed low bandwidth data will recreate
the image originally obtained from the camera with only the defects visible.

First Generation System
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Enhanced Size Encoding
Using the RLE compression method, as described above, we obtain non-optimal results on
long streams o f repetitive data. This will most likely occur when encoding long
background lines (as shown in Figure 2.24).

Figure 2.24 Compressed Single BLACK Line
FFOOFFOOFFOOFFOOO4OO

To increase the compression performance of the encoder for these particular instances, a
special header code OxFF is added and the maximum counter value is reduced from 2SS to
2S4 to compensate. This code allows data to be repeated in large streams without having to
re-encode the repeating value (see Figure 2.25). This new code can reduce a compressed
long line by 4 bytes.

Figure 2.25 Compressed Single BLACK Line Using Enhanced Size Encoding
FF00FFFFFF08

Line Synchronization
With RS-232 transmission, there exists the possibility that the host may incorrectly receive
the encoded stream and the decompressor will misinterpret it, losing synchronization with
the beginning of the compressed packets (as seen in Figure 2.26).

Figure 2.26 Example of Possible Transmission Corruption
Normal Stream

Corrupted Stream

FFOOFFFFFFO8FFOOFFFFFFO8

FF00FFFF8B08FF00FFFFFF08

To avoid this possibility, two OxOO’s are added to the encoded stream (synchronization
command) before the beginning o f a scan line (see Figure 2.27). It is not necessary to
have a synchronization command at every line, in fact in the implemented compressor,

Fust Generation System
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synchronization is transmitted every 64 lines without any noticeable failure in the
decompressor.

Figure 2.27 Example of Synchronization in a Corrupted Transmission
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FPGA Internal FIFO

An internal FPGA implemented FIFO is necessary since there is the possibility the
external FIFO could be busy servicing a read operation while a write operation is
requested. The internal FIFO will hold and postpone the write operations to the external
FIFO until it is idle. The internal FIFO also doubles as a data width converter to
compensate for the RLE data compressor, which may write 8 or 16 bits to the internal
FIFO. This data width is determined by an additional output to the RLE compressor along
with the write request line. The external FIFO itself can only handle 8 bit data widths at
15MHz and the compressor can generate up to 16 bits at 7.3MHz. By adding a tag bit to
the internal FIFO data input, data may enter as a 16 bit value but leave as two 8 bit values
by performing two separate writes to the external FIFO. The internal FIFO is easily
realized by using a special CLB dual port RAM component available only in the Xilinx
4000E series FPGAs [35]. Each dual port RAM is a true 16x1 memory device with edge
triggered control. A 16-bit by 16 deep FIFO is made by connecting 17 of these RAM
components in parallel (as shown in Figure 2.28) and adding logic for pointer control.
The hardware description code for the internal FIFO can be found in Appendix B.2.3
"Main VHDL Code" on page 148.
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Figure 2.28 Internal FIFO Structure
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2.10 FPGA External FIFO
Due to the possibility of large data bursts (continuous defects) from the real-time
processing algorithms inside the FPGA (up to 15MHz assuming two bytes per defect
generated by RLE compressor), the system-to-host transfer rate o f 9600 baud is certainly
too slow to handle reliable transmission without data overrun. Therefore, a simulated
external FIFO is created by a single port SRAM device (128K byte) and additional logic
implemented in the FPGA.

The implementation o f the external FIFO was difficult due to unexpected read timing
problems associated with the particular SRAM device in this system. The SRAM control
lines (WE and OE) are controlled by using multi-phase clocking at the camera clock rate
of 15MHz. A write operation performed within a single cycle (as expected); however, the
read operation did not meet the required one and a half cycle time. The read operations
(with back-to-back write) were not proven reliable until the operation was expanded to
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three clock cycles. See Figure 2.29 for a complete detail on the cycle operation o f the
simulated external FIFO.

Figure 2.29 External FIFO Read/Write/Idle/Reset Operations Flow Diagram
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2.11 Hardware Design Tools
2.11.1Synopsys Design Compiler
The Synopsys Design Compiler synthesises VHDL or Verilog code into logical netlists by
instantiating a vast library of elements based on the timing models and design constraints
of the target hardware. See Appendix B.2.1 "Synopsys Design Compiler Procedure and
Scripts" on page 144 for more information.
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2.11.2 Xilinx XACT
The logical netlist created by Design Compiler is optimized and transformed to the
available components o f the target FPGA. The software performs automatic placement
and routing (if possible) and generates a downloadable bitstream for directly programming
the FPGA. See Appendix B.2.2 "Xilinx Scripts" on page 147 for more information.

2.11.3 Microcontroller Assembler
A freeware mini-assembler provided by Motorola is used to convert text based assembly
code [13] into a special format file structure (S19) which is interpreted by the MCU’s
BUFFALO monitor and the host software. See Appendix B.1.1 "Code Building Utilities"
on page 101 for more information.

2.12 Host Software Design
The target host environment is an IBM compatible PC running the Microsoft Windows NT
4.0 which is a 32-bit protected operating system. In order to interface with the RS-232
hardware reliably at a user level for this application, special software coding styles are
required to interface with the kernel level. A multi-threaded graphical user interface (GUI)
programmed with Microsoft Visual Studio v4 is created (see B.3 "PC Host Software
Code" on page 184) which displays the reconstructed video image from the camera
incoming data stream (see Figure 2.30).
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Figure 2.30 Software Development Environment and Host Monitoring Software
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2.13 Summary
The FPGA realtime video processing algorithms and internal FIFO operate as expected at
the target 7.5MHz data rate and 15MHz clock rate. However, the external FIFO is not
viable in the second generation system since it is unable to be emptied as fast as it can be
filled and it simply consumes to many FPGA resources.

The RS-232 transmission is definitely not capable o f handling the maximum bandwidth of
the processed data from the FPGA video algorithms. The streaming nature and lack of
error correction in RS-232 transmission is difficult to compensate for in this system where
host-camera synchronization is imperative. An inexpensive synchronous high-speed
transmission system which is capable handling network environments with packet
structures is more appropriate for this application.
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The 68HC11 MCU operates as well as could be expected, however, the 512 byte RAM
limitation causes difficulty in coding complex procedures. If the transmission system were
to be upgraded, the MCU couldn’t handle the additional load. A faster and larger internal
memory MCU device is suggested for the second generation system.
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Chapter 3
Second Generation
System Design

3.1

Introduction

Once the first generation system was fully implemented and tested,
several recommendations were made to the design for the second
generation system. All decisions for the new system are based on
component and device data from the early half of the 1997 year.

3.2

Design Target

The second generation camera is designed to interconnect with the
DALSA ML-C3-2048L single channel line scan camera. This
camera is capable o f operating at 20, 10, 5 and 2.5MHz data rates
and clock rates double to that o f the data rate. The data rate, analog
signal offset, and amplification are programmable through
communication to an on-board MCU via an RS232 serial
connection [6].
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3.3

Design Improvements

3.3.1 Field Programmable Gate Array
Based on the success of the Xilinx FPGA in the first generation system, it was decided to
continue using the Xilinx 4000E FPGA series in the 84 pin PLCC package with faster
speed grades.

Xilinx 4000EPC84 Series FPGA
The 4000E series were Xilinx’s current FPGA product at the time and the performance
characteristics o f the devices were continually improving. With the 84 pin PLCC package,
FPGAs with up to 400 CLBs and half a nanosecond functional block delay are available.
O f the 84 pins on the FPGA, 16 are used for power, 5 for serial slave programming, and 64
available for user I/O [38].

Programming Methods
In the first generation system, parallel peripheral mode programming is used which
consumes 3 programming pins, 9 user I/O pins and 3 configuration pins. The second
generation system uses the serial slave programming method requiring only 4
programming pins and 1 user I/O pin. This user I/O pin is re-used in the real-time function
of the camera along with 2 other user I/O pins to facilitate serial communication to the
controller (see Figure 3.1).

Figure 3.1 FPGA Serial Slave Interface
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User I/O Pins
By freeing up 10 of the FPGA user I/O pins from the parallel peripheral mode
programming, the FPGA can now allow inputs from dual channel camera configurations
(ML-C3-2048K model).

Additional Algorithm Memory
With the extra FPGA resources being freed, a new sub-system in the FPGA logic is
created to supply 64 bits of continuously addressable memory (flip-flops) and 256 bits of
partially addressable RAM (16x16) to any video processing algorithm. With these
programmable values (during FPGA operation), algorithms may become more complex
by using tunable registers and look-up tables.

3.3.2 SRAM Simulated FIFO
The simulated FIFO in the first generation system is inadequate for this application due to
the 3 cycle read limitation which creates the possibility of FIFO overflow. A missed write
operation will interrupt the system’s functions by corrupting both image and
synchronization data. Therefore, the second generation system uses external synchronous
programmable FIFO chips.

Cypress CY7C4271 Synchronous Programmable FIFO
The Cypress CY7C4271 synchronous programmable FIFO [3] is a high speed 9-bit wide,
32 K byte deep memory with clocked read and write interfaces. This FIFO can perform
single cycle simultaneous read and writes operations with the advantage of increasing the
data width to that greater than 9 bits (in parallel configurations) and allowing for “almost”
full and “almost” empty flags which are programmable based on the current FPGA
algorithm. These FIFOs require only 4+w (w=data width) data lines (write host) and 4+w
data lines (read host) for any FIFO depth (see Figure 3.2). This is a savings compared to
the first generation system which required 2+w+d (d=log2 o f depth) interfacing pins.
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Figure 3.2 Block Diagram of Programmable Synchronous FIFO
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Interface and Programmability
The synchronous programmable FIFOs have all their control logic imbedded into the
package thus only requiring simple write control logic to handle almost all flag
programming and resets from within the FPGA (23 CLBs in the second generation, 68
CLBs in the first generation). This has increased the number o f CLBs available to the real
time processing algorithms. The width of the FIFO output is 32 bits (see Section 3.4.2),
therefore either three or four FIFO devices are required. In the interest of minimizing
potential PCB congestion, three FIFOs with a total width of 27 bits is chosen.

3.3.3 RS-232
The performance o f the first generation system demonstrates that RS-232 at 9600 baud
transmission is not capable of maintaining the data rate o f the simple FPGA algorithms
due to the artifacts in the materials under test. If the baud rate were to be increased,
hardware flow control would have to be implemented and the MCU would not be able to
maintain the transmission speeds with these extra considerations. Plain RS-232 is also a
Second Generation System Design
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host-to-host communication protocol which is not suitable in multi-host environments. It
is determined to discontinue using the RS-232 as the main host communication protocol,
but to keep it for communication to the DALSA MCU in the camera.

3.4

Design Additions

3.4.1 Digital Signal Processor
Although effective image compression rates were obtained with the simple algorithms
implemented in the FPGA in the first generation system, these algorithms were designed
for only very specific types of patterns and textures. In the future, more complex textures
and patterns may have to be analyzed and processed which may require traditional DSP
arithmetic and program control. Although the Xilinx 4000E series FPGA can
accommodate most complex control designs, a single multiply and accumulate (MAC)
block requires a considerable amount of resources. Several of these MAC blocks will
certainly not fit in a single FPGA. The FPGA also has a limited amount o f memory (32 +
2 bits per CLB). To allow for the possibility of future two dimensional processing
algorithms, a memory o f previously scanned lines will be required. The MCU in the first
generation system was too slow for the expected higher speed interfacing in the second
generation system. MCUs by design are not meant to be fast processors; they are simply
designed to perform low bandwidth control tasks. The solution for all the above
requirements is to install a Digital Signal Processor (DSP) chip in the second generation
system. A DSP chip will allow for higher speeds, faster and more efficient arithmetic,
larger memory ranges and program control flexibility. The Texas Instruments TMS320C5x
integer based DSP is chosen for its performance, operating characteristics and physical
size.

Texas Instruments TMS320C5x
The Texas Instruments TMS320C5x DSP processor [22] is a 5V 16-bit processor with a
32 bit ALU. a single cycle 16x16 multiplier/adder. 224K words externally expandable
RAM (64K words program, 64K words data local, 32K words data global, 64K words V
Second Generation System Design
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O), synchronous serial ports, and operating frequencies o f up to 100MHz in a single 100132 pin surface mount chip. For this particular application, the TMS320C52B-100 DSP is
chosen.

Texas Instruments TMS320C52B-100
The TMS320C52B DSP variant includes a few additional features such as 100MHz
operation, a PLL clock multiplier, dual access internal memory (10S6 words), external
boot loader (on-chip ROM) and a smaller 100 pin surface mount package (See memory
layout in Figure 3.3).

Figure 3.3 TMS320C52B Memory Map
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External Memory
For relatively large image processing purposes, adding external memory to the DSP bus is
required. Since the processing algorithms are unknown at design time and can be quite
memory intensive, the full addressable range o f program and data memory is added. The V
O memory' is reserved for connectivity to external devices. The approach to be taken is
adding two 128K byte SRAM devices [17] in parallel (combined width is 16 bits) for the
Second Generation System Design

Design Additions

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

40

University o f Windsor

program and local data memory plus a 32K byte EEPROM for global data memory, which
is used for DSP parallel boot up mode requiring only an 8 bit data path (see Figure 3.4).

Figure 3.4 Block Diagram of DSP and Added External Memory
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External Device Interfacing
Traditionally, TI DSP chips do not offer a simple external memory interface and some
external interface logic is required. This problem is addressed in the TMS320C5x series to
an extent where additional signals are provided to give a more seamless interface to single
memory devices; however, it is not effective for multiple memory systems. In order to
connect external devices (such as RAM, or FIFOs), several signals from the DSP chip
must be interpreted properly. There are two methods which can be used to interface with
the DSP: asynchronous and synchronous.

Asynchronous Device Interfacing
The asynchronous method is the preferred method when connecting to memories since
most memories offer asynchronous interfaces. When connecting to a single asynchronous
memory, all that is required is that the speed of the memory be faster than the speed o f the
DSP chip. Figure 3.5 shows a DSP chip connected directly to a single memory device. In
this case the DSP is only capable o f addressing external local data since the data strobe
(DS) signal is connected to the memory’s chip enable (CE). The TMS320C5X’s extra
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memory signals (RD, WE) are asserted at the proper cycle times to ensure reliable read
and writes without extra logic.

Figure 3.5 Single Asynchronous Memory Device Connection
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It is also possible to add external program memory in parallel by connecting the program
strobe (PS) to another memory’s chip enable, however, in practice a 64K xl6 memory is
not a very common device and is very difficult to find. This method is flawed in the case of
global data where the DSP’s global strobe (BR & DS) would also need to be evaluated;
this would require external logic since most memories do not offer many chip enable
functions. In addition, most memory chips currently available, enter into a low power state
when the chip enables evaluate to false. Typically, when the memory is enabled again,
there is a time delay before they are capable of operating and this time is much greater
than that of the DSP memory cycle; this results in missed read/write operations. Therefore,
the external logic method is favoured, in this design, to the chip enable approach which is
not practical for high-speed designs.

Synchronous Device Interfacing
The synchronous method is necessary for timing sensitive devices (such as a FIFO). To
properly connect to devices in this manner, a clock reference is needed. The DSP chip
offers two clock sources: STRB and CLKOUT1. The STRB line is changed only during
external device access, while CLKOUTl is derived from the actual DSP clock source.
Since the interface logic for the system may be required to be operating even when the
DSP chip is not addressing external devices, the CLKOUTl signal is the best choice for a
clock driver. The DSP chip also supports external waitstates (by probing the READY
signal at the end of clock cycle) which are sometimes necessary in slower or delayed
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external devices. During an external device access, the DSP’s signals (A0-A15, DO-15 for
write, IS, PS, DS, BR and R/W) are all valid on the falling edge of CLKOUTl. By
evaluating most of these signals and setting the READY line, a state machine in the
external logic can guide data from an external device to the DSP’s bus or vice versa (See
Figure 3.6).

Figure 3.6 Synchronous Device to DSP Connection
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Static Input/Outputs
A DSP chip, unlike the generic MCU, is not designed to have static I/O signals.
TMS320C5x series DSPs only have 2 static I/O signals, one input (BIO), one output (XF).
In order to add more static I/O signals, additional logic will be added to the external
devices interface to create a virtual device which sets BIO or evaluates XF based on an
address driving these static signals (see Figure 3.7).

Figure 3.7 Implementation of Static I/O with DSP and Extra Logic
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Asynchronous Serial Communication
In order to communicate to the DALSA MCU, a RS-232 communication protocol is
required. However, the TMS320C5x series DSPs only contains synchronous transmission
controllers. The signals from these controllers can be modified with the aid o f extra logic
to add/remove synchronization pulses & start/stop bits to act as though the signals are
from an asynchronous communication system. Hardware handshaking signals required by
the DALSA MCU can be implemented using the static input/output system described
previously. These signals must then be converted to the appropriate RS-232 voltages with
a voltage level converter. These modifications will also be implemented in the external
“glue” logic (see Figure 3.8).

Figure 3.8 Synchronous to Asynchronous Transmission Converter
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3.4.2 Camera To Host Communication
As mentioned in Section 3.3.3, the RS-232 communication protocol in the first generation
camera is changed from the main host communication system to a secondary system, since
the controller requires a significant amount of overhead for high speed transmission and is
not designed for networking environments.

In order to connect numerous cameras to a single host, a networking system is needed to
provide high speed transmission, low or predictable transmission latency and low cost.
Several network options were considered.

Second Generation System Design

Design Additions

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

44

University o f Windsor

Ethernet
Ethernet, being the most popular network solution at the time offered speeds up to
10Mbps, however, 10Mbps is not able to satisfy a single camera’s maximum
uncompressed data burst. The option of 100Mbps ethemet was available, but it was still in
late development and very few vendors had usable chipsets to support it in embedded
systems (non-PCI). 100Mbps ethemet also requires high speed switches for network
interconnect to other nodes which can cost over $2000 for a few ports. Another
disadvantage o f ethemet is its unpredictable latency and lack of bandwidth management.

Asynchronous Transfer Mode (ATM)
Asynchronous Transfer Mode (ATM) offers speeds in multiples of 155Mbps and optical
data links which are ideal for noisy environments. ATM also offers predictable latencies
and Quality o f Service (QOS) to regulate bandwidth between nodes. The main
disadvantage of ATM is connectivity costs for fiber optic lines and connectors. An ATM
switch is normally in excess of $3000 depending on the operating speed.

The above options did not meet the systems requirements; they were either not easily
implementable or too expensive. It was decided to attempt an implementation using the
(then) new IEEE standard for high-speed serial bus networks based on a research project
known as “Firewire” originally conceived at Apple Computer Inc. in 1986.

IEEE 1394 - Firewire
The Apple Computer Inc. Firewire standard describes a low-cost high-speed serial bus
environment primarily designed for connecting desktop computers to audio/video devices.
Apple originally intended it to replace the SCSI, serial and printer type interface ports on
desktop systems by consolidating them into a unified high-performance serial bus.

The 1394-1995 is an IEEE designation for a high performance serial bus [9] based on the
original “Firewire” standard. IEEE added specifications for a backplane (for example,
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VME, FutureBus+) physical layer as well as additional specifications to the point-to-point
cable-connected virtual bus. The backplane version operates at 12.5, 25 or 50 Mbps,
whereas the cable version supports data rates o f 100, 200 and 400 Mbps across the cable
medium supported in the current standard. Both versions are totally compatible at the link
layer and above. The interface standard defines transmission method, media and protocol.

The primary application o f the cable version is the integration of I/O connectivity to a
personal computers using a low-cost, scalable and high-speed serial interface. The 1394
standard also provides new services such as real-time I/O and live connect/disconnect
capability for external devices including disk drives, printers and hand-held peripherals
such as scanners and cameras.

The 1394 standard is a transaction-based packet system organized as though it were
memory space interconnected between devices, with the devices residing in slots on the
main backplane. Device addressing is 64 bits wide, partitioned as 10 bits for network IDs
(one ID reserved for local network), 6 bits for node IDs (one ID reserved for broadcast)
and 48 bits for memory addresses. This results in the capability to address 1023 networks
o f 63 nodes, each with 281 terabytes o f memory. Memory-based addressing, rather than
channel addressing, views resources as registers or memory that can be accessed with
processor-to-memory transactions.

Some key features of the 1394 topology are multi-master capabilities, live connect/
disconnect (hot plugging) capability, venderless cabling connectors on interconnect
cabling and dynamic node address allocation as nodes are added to the serial chain.
Another feature is that transmission speed is scalable from approximately 100 Mbps to
400 Mbps.

Each node may also acts as a repeater (up to 27 ports), allowing nodes to be chained
together to form a tree topology. Cable distance between each node is limited primarily by
signal attenuation. An inexpensive cable with 28-gauge signal pairs can be up to 4.5
meters long. Due to the high speed o f 1394, the distance between each node or hop should
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not exceed 4.5m and the maximum number of hops in a chain is 16, for a total maximum
end-to-end distance of 72m. The only restriction on the cable topologies is that a
maximum of 63 nodes can be connected in a simple no-loops tree with 16 or fewer hops
(see Figure 3.9).

Figure 3.9 Correct and Incorrect 1394 Cable Topologies
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The cable environment uses a crossed three-pair shielded cable and a miniature connector
to carry transmit/receive data as well as to source or sink power (between 8 and 40 VDC at
no more than 1.5 A, see Figure 3.10). A unique feature of the 1394 cable version is the
distribution of power through the cable for operation of the transceiver's repeating
functions even if the node power is off.

Figure 3.10 1394 Cable and Connector
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Both asynchronous and isochronous data transfers are supported. The asynchronous
format transfers data and transaction layer information to an explicit address. The
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isochronous format broadcasts data based on channel numbers (up to 32) rather than
specific addressing. Isochronous packets are issued, on the average, each I25p seconds in
support of time-sensitive applications. Providing both asynchronous and isochronous
formats on the same interface allows non-real-time critical applications such as printers &
scanners and real-time critical applications such as video and audio to operate on the same
bus.

The tree topology is resolved during a sequence of events triggered each time a new node
is added or removed from the network. This sequence starts with a bus reset phase, where
all previous information about a topology is cleared. The tree ID sequence determines the
actual tree structure. During the tree ID process, each node is assigned an address and a
root node is dynamically assigned (it is possible to force a particular node to become the
root). After the tree is formed, a self-ID phase allows each node on the network to identify
itself to all other nodes. After all of the information has been gathered on each node, the
bus goes into an idle state waiting for the beginning of the standard arbitration process.

An additional feature is the ability of transactions at different speeds to occur on a single
device medium (for example, some devices can communicate at 100 Mbps while others
communicate at 200 Mbps and 400 Mbps). Use of multi-speed transactions on a single
1394 serial bus requires consideration of each node's maximum capabilities when laying
out the connections to ensure that the path between two higher-speed nodes is not blocked
by a device with lower-rate abilities.

To meet Firewire’s original speed requirements, it was designed to operate over fibre optic
cables (with copper for power). However, further research, additional involvement from
other organizations, and the industry move to implementing analog circuits in digital
CMOS fabrication technologies, has allowed the IEEE 1394 standard to operate on its
current shielded twisted pair copper line at a much lower cost. A typical 1394 chipset costs
approximately $40.00 US and does not require additional switching hardware for
interconnection to other devices.
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In order to implement 1394 into an embedded system, two components are required: a link
layer controller (LLC) and a physical interface (PHY) (although some vendors have
combined the two). The LLC provides the interface between a CPU or other bus to create
properly formatted 1394 packets. These packets are then transmitted digitally to a 1394
PHY, converting this digital information into the properly timed analog signals which
connect to the actual 1394 bus. For our new system, it was decided to use both Texas
Instruments TSB12C01A

1394 LLC and TSB21LV03

1394 3-port PHY. Texas

Instruments was one of the first vendors o f 1394 to provide a wide variety o f products for
all applications. Although other vendors supplied 1394 products, most were designed for a
PCI bus related environment (such as a PC).

Texas Instruments TSB12C01A
The Texas Instruments TSB12C01A is an IEEE-1394 standard high-speed serial-bus LLC
[27] [28] that allows for easy integration into an I/O subsystem. The TSB12C01A is a 5V,
100 pin surface mount device which transmits and receives correctly formatted 1394
packets and generates and inspects the 32-bit cyclic redundancy check (CRC). The
TSB12C0IA is capable of being a cycle master (root) and supports reception of
isochronous data on two channels. It interfaces directly to most 1394 physical layer chips
and can support bus speeds o f 100, 200, and 400 Mbps. The TSB12C01A has a generic
32-bit host bus interface which makes connection to most 32-bit host buses very simple
and is interrupt driven to reduce host polling. The TSB12C01A has software-adjustable
FIFOs for optimal FIFO size and performance characterization and allows for variablesize asynchronous-transmit FIFO (ATF), isochronous-transmit FIFO (ITF), and generalreceive FIFO (GRF).
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TSB12C01A Memory Map
All of the TSB12C01A registers and FIFOs are addressable through direct memory
addressing as 32-bit values is shown in Table 3.1.

Table 3.1 TSB12C01A Memory Map
Memory Range

Explanation

0x00-0x07

Information Registers (Version, Node ID)

0x08-0x0B

Control Registers

0x0C-0xl3

Interrupt and Interrupt Mask Registers

Ox14-OxIB

Isochronous Communication Registers

0x20-0x23

Diagnostic Registers

0x24-0x27

PHY Communication Registers

0x30-0x3F

FIFO Sizing/Status/Resetting Registers

0x80-0x8F

Asynchronous Transmit FIFO (ATF)

0x90-0x9F

Isochronous Transmit FIFO (1TF)

0xC0-0xC3

General Receive FIFO (GRF)

TSB12C01A Interfacing
The TSB12C01A 32-bit interface operates as a simple clocked hardware handshaking
system typically used in a MCU (similar to Figure 3.6). The TSB12C01A is first
generation 1394 TI product and it is based on the original Apple Firewire cores under
license. Because of this, these devices are not optimal and are somewhat problematic
(under excessive asynchronous transactions), but upgradable to the new devices (to be
released in mid 1999) which support true synchronous communication (one cycle read and
writes). According to the documentation a read/write operation can take up to 9 clock
cycles, which translates to a minimum of 15MBps burst across the 32-bit bus. In practice,
however, the TSB12C01A is found to only transmit up to 4MBps maximum.
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Texas Instruments TSB21LV03A
The Texas Instruments TSB21LV03A is a 3.3V device which provides the analog physical
layer functions needed to implement a three-port node in a cable-based IEEE 1394-1993
network [30] [31]. Each cable port incorporates two differential line transceivers. The
transceivers include circuitry to monitor the line conditions as needed for determining
connection status, for initialization and arbitration, and for packet reception and
transmission up to 200Mbps. The TSB21LV03A is also inter-operable with 5V 1394 LLC
and PHYs using separate 5V supplies.

G alvanic Isolation
The IEEE 1394 cable is designed to transmit and receive data at various data rates and also
to source and/or sink power to/from remote nodes. This allows remote nodes that either do
not have their own source of power or have their power turned off to continue to function
in the 1394 network. Since multiple nodes are allowed to source power simultaneously,
this can cause grounding problems in the system if galvanic isolation between nodes is not
handled properly.

Due to the distances allowed between nodes in a 1394 network, different nodes on the
network can be plugged into AC outlets that are in different ground domains, commonly
referred to as green-wire grounds. The potential difference between these grounds can be
DC, AC at 60 Hz along with its harmonics, and various noise components. If these
grounds are connected together by the 1394 cable logic ground or shielding, a ground loop
exists and current flows into the cable. These ground-loop currents can have several
negative effects on the 1394 network, which includes degradation o f data signals on the
cable, excessive EMI from the cable, ground currents high enough to damage components
in the system, and if the potential difference is large enough, a personal shock hazard.

Annex A in the IEEE 1394-1995 standard discusses the various places that galvanic
isolation can be implemented when necessary to achieve galvanic isolation o f the node.
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One of the most cost effective places to isolate a node is at the PHY-LLC interface due to
the relatively small number of signals that need to be isolated. Annex J of the IEEE 13941995 standard illustrates two techniques to achieve PHY-LLC galvanic isolation. One
method uses capacitive-isolation circuitry and the other uses a transformer-isolation circuit
on each PHY-LLC signal. The capacitive isolation-circuit is able to galvanically isolate up
to the working voltage of the capacitors used in the circuit. The transformer circuit would
typically be able to galvanically isolate to higher voltage levels due to its generally higher
voltage capability between primary and secondary windings.

Figure 3.11 shows a capacitively coupled PHY and LLC that uses the capacitive-isolation
circuit described in Annex J of the standard. Each bidirectional signal requires the network
shown in the figure. This method requires that both the PHY and LLC support the galvanic
isolation method in Annex J (for the TSB21LV03A & TSB12C01A, the ISO line must be
pulled low).
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Figure 3.11 Annex J Method of Galvanic Isolation
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Texas Instruments provides a simplified technique that uses bus-holder circuits [19] which
are required on the input side (both sides when bidirectional) of a single capacitor that will
form a galvanic isolation barrier (see Figure 3.12). This method does not require the PHY
and LLC to support the Annex J requirements, instead a simple CMOS signal connections
between the PHY and the LLC suffices.
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Figure 3.12 TI Method of Galvanic Isolation
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For a 200Mbps maximum system, the Texas Instruments method of galvanic isolation
requires only 8 capacitors, whereas the method described in Annex J of the standard
requires 14 capacitors and 48 resistors. As well as having less components, the Texas
Instruments method also performs better in other areas as well [30].

Since the design of the in-camera processing boards is very area limited, the TI method is
the one used in implementing galvanic isolation with the PHY and LLC connections. In
fact, the TSB21LV03A supports this method internally and does not require any external
bus holder circuitry. However, since the PHY is a 3.3 V device and the LLC is a 5V device,
two regulators providing 3.3V [11] and 5V [12] from the cable or camera power supply
are needed to power the PHY and it’s LLC interface (see Figure 3.13).
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Figure 3.13 3.3V PHY Interface to 5V LLC
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3.4.3 Programmable Logic
In order to have all the above components integrated into a complete working system, a
“glue” logic device is necessary that will store the programmable logic semi-permanently.
The device needs to be easily reprogrammed several times, either while being in the
system, or when removed from a socket connection. There are several devices on the
market which could accomplish this task, but it is necessary to find a device which will
also integrate into the already existing tool set thus avoiding the need to invest time and
money into another series of design tools. The choice is to proceed with a Xilinx 9500
Series CPLD device since it is easily integrate into the existing FPGA design flow with
barely no changes and no additional costs.

Xilinx 9500 Series CPLD
The XC9500 CPLD family [39] provides in-system programming capabilities for high
performance and general purpose logic integration. All devices are in-system
programmable for a minimum o f 10,000 program/erase cycles using Xilinx’s FastFLASH
memory. The XC9500 architectural features address the requirements o f in-system
programmability (JTAG: IEEE 1149.1 boundary scan). Enhanced pin-locking capability
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avoids PCB reworking. In-system programming throughout the full device operating
range provide worry-free reconfigurations and system field upgrades. User I/Os may be
configured for 3.3V or 5V operation and outputs provide 24 mA drive.

Each XC9500 device is a subsystem consisting of multiple Function Blocks (FBs) and I/O
Blocks (IOBs) fully interconnected by the Xilinx’s FastCONNECT switch matrix (see
Figure 3.14). The IOB provides buffering for device inputs and outputs. Each FB provides
programmable logic capability with 36 inputs and 18 outputs. The FastCONNECT switch
matrix connects all FB output and input signals to the FB inputs. For each FB, 12 to 18
outputs (depending on package pin-count) and associated output enable signals drive
directly to the IOBs.

Figure 3.14 Xilinx 9500 Series CPLD Internal Structure
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Preliminary Logic Design
A preliminary logic interface to connect all the system components is designed in order to
estimate the number o f macrocells so an appropriate CPLD device can be selected. The
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Xilinx CPLDs are available in the sizes o f 36, 72, 108, 144, 216 and 244 macrocells.
Unfortunately, as the number of macrocells increase, the delay o f the device also
increases. Due to the minimum cycle speed of the DSP chip (requirements for the READY
line), the minimum speed CPLD is selected; a 9536 in order to meet the zero waitstate
memory/device access.

Xilinx 9536 CPLD
The 9536 CPLD [40] is available in a 44 pin surface mount package with 34 user I/O pins
available and a maximum pin-to-pin delay o f 5ns. Although the 9536 meets the speed
specifications, it does not meet the I/O and macrocell specifications. The preliminary
design is very resource intensive since it must convert the DSP’s 16-bit bus to and from the
32-bit 1394 LLC and FIFO buses. This design is also quite elaborate since it uses both
read and write caches to transfer data to the 1394 LLC and from the FIFOs to eliminate
additional DSP waitstates. This design requires a 95288 device and therefore is not
efficient for this system, hence a compromise is needed.

3.4.4 Bus Exchanger
In order to reduce the number of macrocells for the interface logic, a bus exchange device
is added. The device chosen is a Texas Instruments SN74ABTH32316 universal bus
exchanger.

Texas Instruments SN74ABTH32316
The Texas Instruments SN74ABTH32316 consist of three 16-bit registered I/O ports [18].
These registers combine D-type latches and flip-flops to allow data flow in transparent,
latch, and clock modes. Data from one input port can be exchanged to one or more of the
other ports (see Figure 3.15).
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By statically and dynamically setting several signals of the bus exchanger, two 16-bit
writes from the DSP chip can be converted to a 32-bit value or a 32-bit value can be
converted to two 16-bit DSP reads (see Appendix D.3.2 "VHDL Code" on page 438).

Figure 3.15 Bus Exchanger Internal Structure
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By using the SN74ABTH32316, the requirements for the interface logic are greatly
reduce; however, the LLC and FIFO buses are unified and the performance enhancing
caches are removed. This new interface requires more than 36 but less than 72 macrocells.
Therefore, two 9336 CPLDs are used to implement the external device interface logic.

3.5

Envisioned System

3.5.1 Component level
After examining the first generation system and the new component data sheets, the
envisioned component level in-camera system design is shown in Figure 3.16. The DSP
chip (as with the MCU in the first generation system) is the main system controller. The
DSP chip has limited direct and high bandwidth interfaces to almost all devices in the
system. These limited direct connections (through the interface logic) exist to maintain
system control with reset lines and serial communication. The high bandwidth interface is
necessary for processing the large amounts of video data during regular system operation.
After reset, the DSP chip is the only active device which boots up its code from the
external EEPROM device (DSP built-in parallel boot-up mode). The firmware code will
reset and place all on board devices in IDLE mode until a command is received from the
host, which is connected to the system through the 1394 interface. The firmware is
therefore required to have a complete 1394 network stack (interrupt driven); however,
other DSP capabilities such as FPGA programming and camera data processing
algorithms are not necessary to be present in the firmware since they can be downloaded
from the host when needed.

Ideally, after system reset, the DSP receives the following commands from the host to
perform the video processing/capture operation:

1. Program the DALS A MCU (for camera settings)
2. Download the FPGA bitstream (hardware algorithm)
3. Download DSP algorithm (software algorithm)
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4. Program the FPGA
5. Set the FPGA algorithm parameters
6. Reset the FIFO
7. Begin hardware processing (start the video capture)
8. Begin processing the incoming FPGA stream (software processing)
9. Transmit the processed data to the host monitoring system
10. Stop processing incoming FPGA stream
11. Stop hardware processing

Figure 3.16 Envisioned Component Level Block Diagram
DALSA Camera

FPGA

2 CPLDs

Bus
Exchanger
SRAM &
EEPROM

1394 k
Host Monitoring System, O ther
DALSA 1394 Cameras, Conveyor and
Other 1394 Devices

3.5.2 System Level
The high-level system block diagram is shown in Figure 3.17. The host monitor/
processing system (an IBM compatible PC) with a 1394 interface card is connected to one
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or more DALSA cameras with the second generation processing boards installed.
Although not implemented for this project (perhaps in a third generation system), a more
sophisticated conveyor could also connect to the cameras and the host supplying the
synchronization signal across the network.

Figure 3.17 Envisioned System Level Block Diagram
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3.6

Summary

By thoroughly examining the first generation system and the objectives o f this work, a
selection of available components is made from a variety of vendors to meet the
requirements o f the envisioned system. This system consists of:

• a Xilinx FPGA and two fast CPLDs
• a TI DSP chip, Bus Exchanger and 1394 LLC, PHY and busholders
• Memory devices from Samsung and Xicor
• Isolating DC-to-DC converter and voltage regulators
• Power, 1394 and DALSA camera connectors
• Many capacitors and resistors for power control, logic control and 1394 interfacing
These components and devices will be integrated together to create an interfacing system
that embeds real-time video processing and network connectivity within a single camera.
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Chapter 4
Second Generation
System
Implementation

4.1

Introduction

Upon making the final decisions for the components and their
connectivity in the second generation system, a full design
schematic and PCB layout is implemented with consideration to
maintaining the physical design constraints.

4.2

Design Implementation

The complete second generation schematics and PCB layouts can
be found in Appendix C .l "Schematics" on page 300 and Appendix
C.2 "PCB Layouts" on page 315 respectively. The same series of
tools used in designing the first generation system are also used in
the design o f this system.

4.2.1 Physical Constraints
The [hinted Circuit Board (PCB) area inside the camera is limited
to an area defined by the camera casing which is 3.25” by 3.25”. If
any system does not fit within this physical area, it will need to be
partitioned into smaller designs to fit on to multiple PCBs. In order
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to connect these PCBs, vertical connectors (40 connections) are required which will each
consume 0.25” section of board area.

The PCBs are manufactured as 4 layer boards, with a top and bottom layer and two
intermediate layers for power and ground. All active components such as the FPGA, DSP
and other packaged devices are placed on the top layer, while passive devices such as
resistors and capacitors are placed on the bottom layer. This method is ideal for debugging
since any signal trace can be removed or added (30 gauge wire) after PCB manufacturing
and signal routing is simplified since power and ground routing is trivial.

4.2.2 Partitioning
A single PCB (see Figure 4.1) is insufficient to accommodate the increased number of
components, devices and routing within the second generation system.

Figure 4.1 Actual Board Space and All Component Foot Prints
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The stock interface board for the camera contains connections for 3 separate buses: the
power bus, the digital video bus and the option bus. All o f these buses are required to
properly interface with the camera and the second generation system. Only the first 16
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signals of the power bus are connected to the second generation system, while the
remaining 24 signals contain only internal camera information and are reused in the
second generation system. All the boards are connect to a portion of the power bus and the
first board contains connections to the other two buses. The remaining two boards have a
new bus consolidating all the necessary signals from camera and the first board (see
Figure 4.2).

Figure 4.2 Power Bus Connectivity
Third Board

Second Board
Complete
Power Bus

New Bus
First Board

Partial
Power Bus

Camera

First Board - FPGA System
The FPGA socket and RS-232 voltage converter are placed on the first board since they
have the most connections to the camera system. The remaining space on the board allows
for the FIFOs to also be placed which are connected to the new vertical bus containing the
shared 32-bit bus.

Second Board • DSP System
The 1394 system is restricted to the third board because the component form factors [7]
make board stacking difficult. The remaining DSP system is placed on the second board.
The DSP system requires many internal signals which are not needed on interconnecting
vertical buses. The DSP chip and the extra SRAM memory are placed along with the
EEPROM socket (EEPROM must be removed for programming and testing). The DSP
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system also includes the bus exchanger to connect on to the shared 32-bit bus. Since the
DSP chip is the main controller, it is necessary to have the CPLDs on this board as they
support the static I/O (primarily connected to the FPGA and camera’s RS232) and bus
exchanger controlling logic. This system also requires an oscillator to drive the DSP’s
clock which is placed on the solder side of the PCB.

Third Board
The third and final board contains all of the components for the 1394 system. Since this
system requires galvanic isolation, meticulous planning is necessary to ensure all
components are located on the appropriate ground and power planes. The LLC is placed
directly beside the shared 32-bit bus along with the control signals from the CPLDs on the
DSP board. A small gap is reserved for the isolating capacitors and a bus holder for the
LLC is placed to implement the TI method of galvanic isolation. The 1394 connectors are
mounted vertically to save PCB area and the PHY is placed according to the area
demanded by the analog components for the physical 1394 connection. The DC-to-DC
converter is placed onto the PCB comer along with the 3.3V and 5V regulators all of
which are on separate power/ground planes. Since this is the final board, the power
connector for the camera is also placed here.

4.2.3 M anual Routing
The task of routing is performed manually since automatic routing was unsuccessful at
meeting the limited 4 layer constraints of the PCBs. Auto-routers generally require many
board layers with the intent that implementation time will be fast and inexpensive, but at a
higher manufacturing cost for more layers. The manual routing of the three PCB required
approximately 4 weeks where some design changes were made to improve signal routing.

Power Routing
Since the internal two layers o f each PCB contained power and ground, routing is very
simple by placing a through-hole and connecting the trace to the appropriate plane. Each
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power/ground pair on all active devices has a 0.00 lpF capacitor placed to prevent power
loss to the device in case of excessive current spikes. Each board also has two to four lOpF
capacitors placed to smooth out the power.

Signal Routing
After power and ground routing is performed, signal routing begins. Each component’s
final placement depends on the signal routing in order to obtain the most area efficient
implementation. Signal widths are 0.5mm at angles of 0 ,4 5 and 90 degrees.

4.2.4 Verification
Due to the complexity of the second generation system, a verification tool is used to
determine if the PCB layout violates any design rules or deviates from the schematic
netlist.

4.3

PCB Tests

4.3.1 Post Fabrication Testing
For the first test of the PCB, all traces, power and ground planes are tested for shorts to
confirm that the physical design is free of manufacturing errors prior to any soldering. See
Appendix C.3 "Fabricated Boards" on page 318.

4.3.2 Pre Power Up Testing
Once all components and devices are soldered on the PCBs, another test for shorts on the
adjacent traces, power and ground places is performed. Any problems have to be resolved
before power up. See Appendix C.4 "Assembled Boards" on page 321.
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4.4

Software Tools

4.4.1 DSP Assembler/C Compiler
A TMS320C5x programming suite including an assembler and C compiler is obtained to
aid in the programming of the DSP device. However, this particular architecture does not
implement C code and functions well since the hardware stack is only 8 words long. To
resolve this a special software stack is implemented using pointer manipulations; however,
the performance is not optimal [21]. With the addition of special hardware on the system,
access to these devices requires that specific operating conditions are met. To be certain
that all interfacing operations are performed correctly, all code is written in assembly
language to obtain the most efficient usage of device interfacing and memory [20].

4.4.2 M icrosoft Visual Studio v6 and Adaptec 1394 API
The target operating system, Windows NT 4.0, architecture does not allow for direct
implementation of the DEEE 1394 interface; however, Windows 98 and Windows 2000 are
somewhat capable. An Adaptec (third party) card and software API is used to interface to
1394 devices within the Windows NT environment [2]. This API is accessed through C
library functions directly coded with the monitoring software using Microsoft Visual
Studio v6. Some portions of the software code written for the first generation system are
reused for this system. This software, as in the first generation system, requires special
coding techniques such as multi-threading to properly communicate with 1394 devices
while still maintaining Windows compatibility.

4.5

Individual System Test

Each board is powered up independent o f the camera system and other boards to verify
power consumption limits.
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4.5.1 Stand-Alone Tests
DSP Board
As the DSP is the main controller, tests on this system are performed first. With the aid of
an EEPROM emulator, the bootup procedure is tested along with patterned RAM tests and
CPLD interface tests (static I/O, FPGA and 1394 signals). Minor changes to the CPLD
interface logic are applied here.

DSP and FPGA Boards
Tests are performed to check the DSPs ability to properly program the FPGA under serial
peripheral mode along with FIFO tests to verify proper data transmission to the DSP. RS232 communication tests (to and from an external terminal) are also performed requiring
many changes to the CPLD logic to correct data receiving problems.

1394 Board
Tests are performed to check that power is being sourced from the 1394 bus to operate the
PHY in repeater mode with no external camera power. Additional tests are performed to
verify proper operation o f the bus holder circuits for galvanic isolation.

DSP and 1394 Boards
All 1394 transaction commands and bandwidth limits are tested with preliminary DSP and
PC code. A watchdog timer is added to the CPLD logic to avoid DSP and system lockups
during 1394 LLC communication.

4.5.2 Camera Tests
After non-camera individual board tests are performed, all boards are combined in the
final system and in the camera where signal connectivity is verified (see Figure 4.3).
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Figure 4 J Second Generation System Combined with DALSA Camera

Final code writing begins by building up from the preliminary code developed for testing
the individual systems. A Simple FPGA algorithm is designed to transmit unprocessed/
uncompressed data to the DSP to transmit to the host PC via asynchronous transactions.
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4.6

Software Design

4.6.1 Second Generation System
The DSP’s ROM boot loader loads a small portion o f code from the EEPROM which
when executed intelligently loads the full firmware from the EEPROM (see Figure 4.4).
This firmware may be fragmented depending on the rules provided to the object linker
(See Appendix D. 1.2.2 "linkcode.cmd" on page 330).

Figure 4.4 Firmware EEPROM Layout
32K Byte EEPROM
$8000

Firmware Loader
Code Segment 1
Code Segment 2
Data Segment 1
Code Segment 3
Data Segment 2
Code Segment 4
Free Space

SFFF0

Emulator Interface

SFFFF

DSP Loader Data

----------- . . I

The firmware code initializes the system and sets up the 1394 network stack as interrupt
driven code. Along with the required CSR registers [10], the 1394 stack offers the host
complete access to the DSP’s data and program for debugging purposes (see Figure 4.5).

Second Generation System Implementation

Software Design
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Figure 4.5 Second Generation System 1394 Memory Map
Second Generation System
1394 Memory Map
(base = SFFFF F000 0000)
$ 0 0200 - 00400

CSR Registers

$ I 0000 -1 FFFF

DSP Lower Data

S 2 0 0 0 0 - 2FFFF

DSP Higher Data

$ 3 0000 - 3 FFFF

DSP Lower Program

$ 4 0000 - 4 FFFF

DSP Higher Program

The system then monitors the command register for changes that the host will make
through 1394 asynchronous transactions (see Figure 4.6).

Figure 4.6 Command Register Bits
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The command register is interpreted by bit decomposition and specific commands are
initiated such as programming the FPGA, starting capture, stopping capture, etc. This
format closely matches the standardized methods for communicating to low-end frame
video cameras [ 1]. All DSP Code can be found in Appendix D. 1 "DSP Code" on page 324.

4.6.2 PC M onitoring/Processing System
The PC software is written in C++ using a series o f classes to provide both a graphical
user interface (GUI) and an easy coding method to communicate with one or more
cameras. The 1394 device interface is separated into a single class which allows for easy
upgrading from the Adaptec API to the Microsoft API when fully completed (see Figure
4.7).

Second Generation System Implementation
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Figure 4.7 PC Monitoring/Processing System C++ Classes
Window's User and Kernel Level Systems

Frame Class:
manage and Filter main
window non-client messages,
window position, resizing,
etc.

I

Multiple Document Interface
Frame Class:
manage and filter child
window non-client messages,
window position, resizing,
etc.

I
Document View Class:
Display recreated process
image data, handle document
specific user commands

Main Routine Class:
message dispatcher, class
communication

I

1394 Class (multi-threaded):
Send/receive 1394
transactions to a single device I

Camera Interface Class:
Send/receive maintenance
messages to cam era (FPGA
programming, algorithm and
cam era settings)

Document Data Class:
Manage document data for
loading/saving/aquiring from
1394 device, interfacing to
video processors

Dyamically Loadable Video
Processor Module:
Specific algorithm
information and incoming
data processor

Incoming processed data from the camera(s) is received by the kernel to the 1394 thread
and placed in the message queue with other Windows messages and are processed when
the application receives processor time. Windows messages are processed by the GUI
portion of the application while incoming data messages are processed by an external
video processing module in the form of a Windows dynamic link library (DLL). This
video processor module contains code to control hardware/software algorithm settings,
processing the incoming data, algorithm specific DSP processing code and FPGA
bitstream. This method allows any algorithm to be added without having to modify the
existing application. All PC Windows code can be found in Appendix D.5 "Main PC Host
Software Code" on page 457.

4.7

Summary

All the PCBs were tested at each processing step and found to operate as expected with
only a few minor changes necessary (resistor, capacitor adjustment and one trace added).
Second Generation System Implementation

Summary
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The DSP hardware interface to the FIFOs, 1394 LLC and DALSA MCU also functioned
properly. Some changes to the original CPLD logic code was needed to adjust for device
timing and errors. The DSP read/write serial communication to the FPGA’s register and
RAMs operates properly. The DSP 1394 network stack is also operational supporting all
1394 transaction types, however, the host system’s interface card drivers have some
difficulty communicating to the system during bus resets. A simple algorithm is
implemented showing data read from the camera being transmitted to the host system.

Second Generation System Implementation

Summary
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Chapter 5
Operational Tests and
Results

5.1

Introduction

This chapter presents results of the system test. This follows from
the hardware assembly and writing o f software and hardware code.

5.2

Test Setup

The second generation processing system is assembled and
connected to all the debugging sub-systems and mounted within the
DALSA camera. A IBM compatible PC running Windows NT v4.0
with a third party 1394 interface card is used as the host/monitoring
system for the system. An oscilloscope is also employed to provide
useful hardware debugging information (see Figure S.l).

A miniature conveyor system (a cylinder providing 4096 scan lines
per revolution) is used to simulate a manufacturer’s production line.
Since the conveyor is not on the 1394 bus, the synchronization
signals from the shaft encoder are connected directly into the
camera processing system.

A high precision power supply

(low

peak-to-peak noise) providing

+/- 5V and +/- 15V is necessary for the camera’s highly sensitive
Operational Tests and Results

Introduction
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CCD electronics. Because o f the transfer characteristics o f the isolating DC-to-DC
converter on the 1394 board, a standard PC power supply is used to power the 1394 bus.

Figure 5.1 Testing Environment

The PC host system connects to the system primarily with a 1394 cable to support the real
time data transfer operation. For debugging and development purposes, a Xilinx XChecker
and an EEPROM emulator are also connected (see Figure 5.2). However, in normal
operation only the 1394 cable and power lines would be connected to the system. The
XChecker is connected to a 6-pin vertical bus on the DSP board to allow for in-system
programming of the CPLDs. The EEPROM emulator is connected directly to the
EEPROM socket (using a special male connector) on the DSP board to simplify firmware
development and testing without removing, reprogramming and replacing an actual
EEPROM device.

Operational Tests and Results

Test Setup
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Figure 5.2 Test Fixture

Operational Tests and Results

Test Setup
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5.3

Operational Overview

All firmware code is developed on the PC where it is downloaded to the emulator when
the camera system is powered down. Upon power up, the DSP loads its configuration/code
from the emulator and is ready for normal operation.

Starting the host/monitoring Windows application on the PC locates the camera on the
1394 bus and waits for the controlling user to choose a video processing algorithm.
Parameters for the camera and algorithm can then be set for the particular material under
test. Once all parameters are set and the material is in place, real-time processing can
begin. The host transmits the video processor specific FPGA bitstream and DSP code to
the camera system where the FPGA is programmed and loaded with operational
parameters. The programmed FPGA is then instructed to begin processing the real-time
data flow from the camera. The FPGA moves this processed data to the FIFO where it is
received by the DSP and processed again (if necessary). The data is transferred to the host/
monitoring system using the 1394 isochronous transactions where it is processed again (if
necessary) and displayed to the controller. In a real world application, the detection of a
variety of defects would result in appropriate product or manufacturing system repairs/
maintenance or improvements.

5.4

Realizing a video processing algorithm

The second generations hardware constraints must be thoroughly considered prior to
designing and implementing a new video processing algorithm. The limitation of RAM
elements and arithmetic functions in the FPGA force the planning of resource partitioning
between the FPGA, DSP and host/monitoring portions of the system. Specifically within
the FPGA, the video processing algorithm must interface and co-exist with other internal
sub-systems to achieve a functional result.

Operational Tests and Results

Operational Overview
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5.4.1 O ther FPGA Sub-Systems
Although the FPGA’s main function is to accommodate the video processing algorithm, it
also contains the following sub-systems that are crucial to system operation (see Figure
5.3):

• Controller interface (controls sub-systems, receives programmable values for video
processing algorithms)
• FIFO controller (controls writes, resets and programmable almost full and empty flags
in FIFO)
• Reset controller (performs a stabilized synchronous resets on all sub-systems after pro
gramming)
• External sync processor (modifies external synchronizations signals from conveyor
appropriately for the camera)

Figure 5.3 FPGA Sub-Systems
FPGA

Video Processor
Camera

FIFO
Coniroller
FIFO

-Ip

External
Sync
Processor

Controller
Interface

Reset
Controller

Conveyor

Controller (DSP)

Once the in-camera processing algorithm meets all the necessary requirements of the sub
systems, physical implementation can begin.

5.4.2 Algorithm Coding Steps
The steps taken in coding a video processing algorithm for the second generation system
are:

Operational Tests and Results

Realizing a video processing algorithm
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1. Write/modify Video Processor VHDL code
2. Analyze with Synopsys Design Compiler; if failed, go to step 1 (fix errors)
3. Link into other FPGA sub-systems code
4. Compile to target Xilinx 4000 series technology
5. Check approximate speed requirements and resource allocation; if failed, go to step 1
(fix to meet constraints)
6. Convert to standard logic gates (Synopsys cannot export directly to 4000 series bit
streams)
7. Export to Xilinx hierarchal design format
8. Optimize logic design with Xilinx optimizer tool (remove extra buffers, etc.)
9. Execute Xilinx partition, place and route tool
10. Check actual speed requirements and resource allocation; if failed, go to step 1 (rede
sign to meet constraints)
11. Generate downloadable bitstream hie
12. Code TMS320C5x DSP code to process data from FPGA system
13. Code video processor Windows DLL with specific decompressing/processing code to
interface with monitor/processing application
14. Link in FPGA bitstream and DSP code as resources into video processor DLL module
15. Test algorithm functionality and performance; if failed, go to step 1,11 or 12

5.5

FPGA Performance

The FPGA in the second generation system is a Xilinx 4010E-3, with 400 CLBs and a
CLB delay time of 3ns. It was not possible to obtain a faster device from Xilinx; therefore,
the operational speed o f the FPGA logic is below the maximum predicted speed.

Operational Tests and Results

FPGA Performance
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5.5.1 Video Processing Algorithms
For testing and debugging purposes, the variable camera speed is set to SMHz. Each
algorithm presented here is executed over a span o f 8 hours to test the stability of the
system. The hardware descriptions of these algorithms can be found in Appendix D.2.4
"Video Processor VHDL Code" on page 407.

Focus Processor
Unlike the first generation system, where real time data transfer was not possible, in this
second generation system an uncompressed data stream is able to be moved from the
camera to the host system without any data loss. A major use of the transmission of the
uncompressed data stream is to allow the set-up procedures associated with focusing the
camera lens on the target scanning material, and in adjusting the illumination of the
material.

Lineup Processor
The lineup processor passes only the video data on the borders o f the CCD sensor. This
processor is designed for multiple camera environments where limited video data is
needed to set up all the camera positions.

DeltaTracker and Minimum/Maximum Processors
Two of the algorithms implemented in the first generation system have been easily ported
to the second generation system for comparison purposes. Both the DeltaTracker and
Minimum/Maximum algorithms operate continuously and accurately in this system.

Fuzzy Logic Processor
Based on research work performed by Hossain Hajimowlana [8], a new algorithm, which
requires real-time data look-ups, is also implemented. This algorithm is based on a fuzzy

Operational Tests and Results

FPGA Performance
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logic paradigm, and can detect defects on patterned backgrounds where other simple
algorithms fail (see Figure 5.4).

Figure 5.4 Examples of Patterned Backgrounds
Horizontal Bars

Vertical Bars

Diagonal Bars

Gradient Pattern

A fuzzy logic system uses a fuzzifier to convert a set of logical inputs into linguistic
descriptions such as moderate or very high. Based on a series of rules, an inference engine
interprets these series of descriptions into a final term, for example, not likely or definitely.
A defuzzifier reforms the term into logic outputs to be processed further if necessary (see
Figure 5.5).

Figure 5.5 Block Diagram of a Fuzzy Logic System
Fuzzy Logic System

Rules
Crisp
Inputs
(Logic 0
o r I)

Fuzzifier

Defuzzifier
Inference
Engine

To implement a fuzzy logic system for this application in an FPGA, the crisp inputs
(logical) for the fuzzifer are first derived from the input video stream. Through exhaustive
Operational Tests and Results
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experimentation with unprocessed video samples, correlations between the oscillations
and mean of the luminance level were found in a scan lines with defects. Therefore, for
this algorithm, two feature extractors are implemented to analyze the number of
oscillations in the luminance level (based on a programmable tolerance) and the mean
luminance level o f a scan line. The complete fuzzy system (fuzzifer, inference engine and
defuzzifier) are functionally combined into a single look-up table which is addressed by
the combined output of the feature extractors. This simplifies the hardware design
constraints and optimizes the allocation of FPGA resources. By analyzing unprocessed
video data with off-line software, the contents of this look-up table are computed prior to
real-time processing (see Figure 5.6).

Figure 5.6 Fuzzy Component Level Diagram in FPGA
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The intent of the fuzzy algorithm is to tag lines with potential defects for further
processing by another algorithm that will remove the non-defective background patterns.
A DSP based algorithm is also presented that uses an auto-regressive (AR) filter to predict
the next pixel values o f the video stream. If the pixel value deviates by a programmable
tolerance, that pixel value is considered defective. A lookup table is also included to
maintain the predictors consistency after a defect is found (see Figure 5.7). Similarly as in
the fuzzy algorithm, the coefficients of the AR filter must be computed off-line with
unprocessed video samples.

Operational Tests and Results
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Figure 5.7 Block Diagram of the AR Predictor
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Figure 5.8 shows the monitoring/processing software operating with a series of vertical
black and white lines (extremes on the luminance scale) with some defects added. The
fuzzy algorithm (implemented in the FPGA and monitoring/processing software only)
shows the lines where potential defects are present on the material under test. The AR
predictor portion of the system is not implemented in the DSP due to the 1394 system
overhead (see “DSP Performance” on page 85), however, examples from [8] are shown in
Figure 5.9.
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Figure 5.8 Monitoring/Processing System Operating in Real Time

Figure 5.9 AR Predictor Examples
Original

I

After AR Predictor
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I

A fter AR Predictor
n=7, threshold^ l.o

5.5.2 FIFO Performance
Since the FIFOs are synchronous devices, write speeds to the device are limited to the
speed o f the FPGA (in this case 5MHz). The combined data width o f the FIFOs is 27 bits
at 5MHz which translates to 135Mbps or 17MBps write throughput. Newer devices
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compatible with these older FIFOs are now available in smaller packages with larger
depths and data widths [4].

5.5.3 FPGA-to-DSP communication
The FPGA-to-DSP communication operates quickly and reliably, as expected, in order to
transmit the register and RAM data prior to processing.

5.6

DSP Performance

The DSP chip did not perform as well as expected, mainly due to the fact that it performs
two functions: system controller and arithmetic processor. The 1394 network stack
consumed most o f the code and most of the processing time in interfacing to the delayed
1394 LLC. Isochronous writes on the 1394 bus were considerably slower than expected
only reaching approximately 4MBps with no other DSP processes active.

Performance was also lower since the firmware was loaded into external memory rather
than internal memory (which was reserved for system variables and 1394 data). External
memory access slows down the DSP since it cannot read/write to data and program
memory simultaneously. By dedicating the internal memory to the most sensitive variables
and procedures, performance may be increased.

The DSP is only operating at 25MHz (for hardware debugging purposes) but may operate
up to a maximum of 33MHz due to limitations with the 1394 LLC. Performance can be
increased approximately 33% by increasing the clock speed to maximum.

5.7

1394 Performance

As mentioned above, the interface to the 1394 LLC is unpredictably delayed (see
“TSB12C01A Interfacing” on page 50). PHY lockups occur during bus reset events due
to an error in the PHY circuity. This was later corrected by adding some passive devices;

Operational Tests and Results
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however, the PHY no longer operates in repeater mode when the LLC is powered down.
These devices are no longer recommended by TI for new designs since newer devices,
which correct these problems, are being released. These new devices are also compliant to
IEEE-1394A which supports proper transfer at 400Mbps and implements the TI galvanic
isolation method internally without external bus holding circuitry [29] [33].

5.8

CPLD Devices

The CPLD devices operated as expected and were very easy to program when soldered
within the system. The logic to drive the DSP interface to the 1394 devices could have
been improved if more I/O pins were available to introduce background writes. Even in
their simplest form these writes could not be implemented since the address lines to the
1394 LLC were not buffered. Because o f this the DSP is required to wait until the whole
operation to the LLC is completed.

5.9 Summary
Algorithms presented in the earlier chapters and the fuzzy algorithm (briefly described in
this chapter) are implemented successfully in the second generation hardware, with the
exception o f the AR predictor. Although some portions o f the system can be improved by
using newer components and devices available at the present time, the system design
concept is proven.

Operational Tests and Results
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Chapter 6
Conclusions

6.1

Summary and Contributions

In this thesis we have described the design o f a new in-camera
processing system, targeted to web defect inspection applications.
The processor system is mounted inside a line-scan TDI camera
(supplied by DALSA Inc.) and contains three sub-systems: a Field
Programmable Gate Array (FPGA) for direct video processing
(connected to the digital video bus); a Digital Signal Processor
(DSP) chip for system control and off-line processing; an IEEE
1394-1995 networking interface including protocol handling and
galvanic isolation for multiple power supplies on the network.

This in-camera processing system represents a second generation
design; the first generation design used only a FPGA for the
processing hardware and there were no networking capabilities

The in-camera (line scan) processing system can process the video
stream much more efficiently in a multiple camera system than
using an external analysis system (host PC based), which is the
standard approach for most industrial inspection applications. With
the addition of the DSP chip, more types o f video processing
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algorithms are available. The 1394 interface allows an inexpensive networking system to
be implemented targeted to multiple camera environments.

Details o f the new system design are presented in this thesis and a complete illustrative
example is provided using a fuzzy logic algorithm developed by Hossain Hajimowlana in
a complementary research project [8].

The software and programmable hardware for the first generation was successfully written
to form a basis for the second generation system. The second generation was successfully
designed and implemented within the constraints of the target DALSA camera. All o f the
sub-systems software and programmable hardware operated as expected to prove the
design concept.

6.2

Suggestions for Future Work

DALSA’s CCD sensors and cameras scanning speeds are increasing rapidly each year.
Although the devices used in the second generation system function together to prove the
system concept, they will not be fast enough for the latest generation sensor components.
Faster devices are needed which can support the real-time requirements as these sensor
speeds increase.

Xilinx offers two new series o f FPGAs known as the Spartan [36] (low-cost) and the
Virtex [37] (high-density) which are based heavily on the 4000E architecture. These
devices resolve some o f the capacity problems associated with the 4000E series and are
projected for larger and faster designs. Accompanying these devices are a new series of
libraries and tools which link into the current tool set to provide PCI core interfaces
(compliant to v2.1) and DSP core ALUs. These devices could be used to improve real
time FPGA algorithms and provide standardized bus communication within the camera to
other devices.

Conclusions

Suggestions for Future Work
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TI has introduced a new level o f DSPs, the TMS320C6x series. These new DSPs operate
up to 300MHz and can perform 8 instructions per cycle by using very long instruction
word (VLIW) architectures. The merging o f DSP and VLIW architectures into a single
system generates performance characteristics greater than a Pentium level processor. This
new DSP is available in two models (fixed point [23] and floating point [26]) which are
pin-for-pin compatible. TI has addressed the external memory and device interfacing
issues by implementing glueless interfaces to external memory and other commonly used
devices [24] (FIFOs, PCI bus, asynchronous bus). Based on the speed o f the camera and
sensor, multiple TMS320C6x devices could be used to implement sophisticated internal
post processing algorithms.

TI has also introduced a new series of high-performance 1394 LLCs for PCI buses. These
new LLCs provide internal command FIFOs up to 16K bytes which reduces the PCI bus
transfer delays and latencies [32]. Along with the 400Mbps PHY devices [33], the 1394
interface speeds and network performance could be increased to reduce controller
overhead.
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Appendix A
First Generation System
Hardware

This appendix contains the hardware design for the first generation
system. The design itself is in a Design Works v3.l.5 schematic
capture database (A. 1 "Schematics" on page 94) where it is used to
verify with the manual layout (A.2 "PCB Layout" on page 97)
generated with the Douglas Professional Layout v4.6 tool. The
layout is used to manufacture the PCB (A.3 "Fabricated Board" on
page 98) by Douglas’ PCB Manufacturing Facilities. The
assembled board (with the help o f Dalsa Inc.) is shown in A.4
"Assembled Board" on page 99.
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A.1

Schematics

A.1.1

Page 1
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A.1.2

Page 2
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A.2

PCB Layout

A.2.1
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A.2.2 Solder Side
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A.3

Fabricated Board

A.3.1

Component Side

A.3.2

Solder Side
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A.4

Assembled Board

A.4.1

Component Side

A.4.2

Solder Side
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A.5

Test Setup
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Appendix B
First Generation System
Software Code

B .l

MCU Code

B .l.l

Code Building Utilities

The freeware mini-assembler AS 11.EXE does not allow for
external file referencing (“include” statements). To remedy this, a
script is created which attaches the 68HC11 register description file
before the desired assembly file and calls AS 11 to build the code.
For

example,

to

assemble

DALSA.ASM,

execute:

ASM

DALSA.ASM. If no errors occur, the final DALSA.S19 is created.

B.l.1.1 ASM.BAT
SECHO OFF
IF NOT EXIST %1.ASM GOTO NOFILE
COPY HC11REG.EQU+%1.ASM TEMP.ASM » NUL
ASH TEMP-ASM
IF ERRORLEVEL 1 GOTO ASMERR
IF NOT EXIST %1.S19 GOTO NODELETE
DEL %l.s!9 » NUL
:NODELETE
REN TEMP.S19 %1.S19 » NUL
GOTO END
:ASMERR
ECHO ASSEMBLY ERROR IN %1.ASM
GOTO END
:NOFILE
ECHO FILE %1.ASM DOES NOT EXIST
:END
IF NOT EXIST TEMP.ASM GOTO STOP
DEL TEMP.ASM » NUL
:STOP

First Generation System Software Code

MCU Code
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B.1.2

Include Files

B.l.2.1

HC11REG.EQU

«

* These equate statements are intended for use with
* the non-multiplexed bus parts of the MC68HC11 family
* of microcontrollers, (e.g. A series, D series, E series, and L series)
*

*
*
*
*

They are comnonly used as offsets to the x index register
which contains the register block base address, i.e.
$1000 for the "A' series, *E“ series, and ”L' series, and $0000 for the
"D” series of 6811's

EQU
porta
EQU
pioc
EQU
portc
EQU
portb
portcl EQU
EQU
ddrb
EQU
ddrc
portd EQU
EQU
ddrd
porte
EQU
EQU
cforc
EQU
oclm
EQU
odd
EQU
tent
EQU
ticl
EQU
tic2
EQU
tic3
EQU
tocl
EQU
toc2
EQU
toc3
EQU
toc4
EQU
ti4o5
tctll
EQU
EQU
tctl2
EQU
tmskl
EQU
tflgl
EQU
tmsk2
EQU
tflg2
EQU
pactl
EQU
pacnt
EQU
spcr
EQU
spsr
EQU
spdr
EQU
baud
EQU
eprog
sccrl
EQU
sccr2
EQU
EQU
scsr
EQU
scdr
adctl
EQU
EQU
adrl
EQU
adr2
EQU
adr3
adr4
EQU
bprot EQU

$00
$02
$03
$04
$05
$06
$07
$08
$09
$0a
$0b
$0c
$0d
$0e
$10
$12
$14
$16
$18
$la
$lc
$le
$20
$21
$22
$23
$24
$25
$26
$27
$28
$29
$2a
$2b
$2b
$2c
$2d
$2e
$2f
$30
$31
$32
$33
$34
$35

Fust Generation System Software Code
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option
coprst
PProg
hprio

init
testl
config

EQU
EQU
EQU
EQU
EQU
EQU
EQU

$39
$3a
$3b
$3c
$3d
$3e
$3f

* the following table of addresses corresponds to the memory
* map of the MC68L11E9; consult a memory map of your device if
* using any other 6811 device in this socket
*
iodev
pvicl
pvic2
pvic3
initio
outa
outcrl
outstr
warmst
buffst
*

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

$00a5
$00e8
$00e5
$00e2
$ffa9
$ffb8
$ffc4
$ffc7
$ff7c
SeOOa

ramlow
bufstck
rammid
ramhi
regbas
eeprom
eprom
buffalo

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

$0000
$0041
$0100
$01ff
$1000
$b600
$d000
$e000

B.1.3

;this address is ONLY valid for BUFFALO
.•these other addresses will be constant
; through different versions of BUFFALO

.-this stack is valid for BUFFALO 3.4
,-this RAM end is valid for MC68L11E9

Internal EEPROM Code

B. 1.3.1 DALSA.ASM
DALSA.ASM contains code which is loaded into the MCU’s internal EEPROM. This
includes the main bootup, and common subroutines for RS-232 and EEPROM functions.
The subroutines are placed in an order to optimize the use of the BSR and BRA opcodes
(2 bytes) instead of the JSR and JMP opcodes (3 bytes). Due to the slow EEPROM write
cycle the DALSA.S 19 tile should be loaded into the EEPROM using the BUFFALO “load
t” instruction at 300 baud.

File:

DALSA.ASM

Dalsa Project EEPROM boot software and universal subroutines for
the 68HC11 onboard microcontroller
First Generation System Software Code

MCU Code
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NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
Date Created: Febuary 15, 1996

#INCLUDE 'hcllreg.equ'

zeroram EQU
*

$00

loadent EQU $c3
tmpl
EQU $c0
shftreg EQU $96
hexbin
EQU warmst+$09
•
TDELAY
4000
EQU
XON
EQU $11
XOFF
EQU $13
*
BOE
EQU $10
BWE
EQU $20
BWSS
EQU $08
BPROG
EQU $04
*
org eeprom
*
» jump Tables
*
jmp main
jmp errhand
jmp seteeadd
jmp geteeadd
jmp inceeadd
jmp rxnbk.
jmp rxbk
jmp rxbkflow
jmp tx
jmp txxon
jmp txxoff
jmp byteread
jmp wordread
jmp loadprg
jmp getptsz
jmp bytewrit
jmp wordwrit
jmp strtload
jmp adddiret
jmp initport

$B600

*
* Error Handler
•
errhand
BUFFALO

Ida #$45

; Right now, just output ‘ERROR* and jump to

bsr tx
errnanau jmp main

First Generation System Software Code
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* Transmit XON to serial port

txxon

ldaa #XON
bra tx

,* load ACCA with XON code
; transmit

* Transmit XOFF to serial port

txxoff

ldaa #XOFF

; load ACCA with XOFF code

*

* Transmit ACCA to serial port

tx

brclr scsr,x $80 tx
staa scdr.x
rts

; wait for bit 7 of scsr to go high
; send data
; return

* Output a string

ostring

jsr outstr
ldx #regbas
rts

* Recieve data from serial port (non-blocking), result in ACCA, Z set if none

rxnbk

brset scsr,x $20 rxbkO
clra
rts

;Check to see if anything is waiting for us
;set Z flag on and ACCA to zero
;Nothing waiting, return

#
* Receive data from serial port (blocking), result in ACCA

rxbk

brclr scsr,x $20 rxbk

,• wait for bit 5 of scsr to go high

* Get the serial status register and check it for frame errors, overruns or noise
rxbkO

rxbkl
rxbk2

ldaa scsr,x
anda #$0e
beq rxbkl
ldaa scdr,x
bra errhand
rora
ora #$30
jsr outa
bra errhand
ldaa scdr,x
rts

; Check for errors
,- if no errors, get data and return

; shift right once
; or $30 to get a numerical result
; output transmit error type
; jump to error handler
; get received data
; return

initport EQU *

First Generation System Software Code
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* Disable some devices on Che EVAL board

clra
tap
staa
jsr
ldx
ldaa
staa

,- Stop mode, xirq, and irq are enabled
; Tell BUFFALO that we are using the SCI
; Initialize SCI 10

iodev
initio
iregbas
#$15
hprio.x

; Turn off the E-clock to save power

* Disable SPI and A/D converter

clra
staa spcr.x
staa option,x

,- Disable SPI
; Disable A/D converter system

* Set ALL Port C to inputs

clr ddrc.x

,- Set PORTC to all inputs

* Enable Port A [7:3] and Port B [7:0] as a 13 bit output port (EEPROM address
bus)

ldaa #$8c
staa pactl.x

*
*
*
*
*
*

Enable Port D [3:2] as a 2 bit output port (EEPROM -Write_Enable and
-Output_Enable)
Port D[1:0] TxOutS, RxInS
Port D[3:2] /WSS /ProgS
Port D[5:4] -Write_Enable and -Output_Enable
ldaa #$3c
staa ddrd.x

*

* EEPROM -WE high, -OE high.
* 'in non-programing mode)

XILINX -PROG high (EEPROM in safe mode, XILINX

*

ldaa #$30
staa portd.x

*
*
*
*

Set FULL-INPUT HANDSHAKE mode
This will allow us to use PIN 6 as a static output
This is controlled by the LSB of "pioc", and note that the output is inverted
NOTE: DO NOT READ PORTCL or pin 6 will toggle unexpectedly

ldaa #$11

First Generation System Software Code
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staa pioc,x
rts

* Receive data from serial port (block) with XON/XOFF, result in ACCA
*

rxbkflow bsr txxon
bsr rxbk
psha
bsr txxoff
pula
rts

* Main bootup routine

EQU *i
Ids

#bufstck

.•initialize the stack pointer

clr regbas+bprot
bsr
mainO

ldaa #$30
bsr tx
bsr

mainl

main2

initport

rxbk

cinpa #$03
bne mainl
jmp buffst

$3 = buffalo

anpa
bne
jmp
bit
cmpa
bgt
anda
tab
clra

$20 = load and run ® 100

#$20
main2
1dm
mainO
#$2f
mainO
#$0f

$21-$2f prog $l-$f

* Load program in EEPROM at index ACCD into microcontroller

bsr getptsz
ldd zeroram
bsr seteeadd
bsr
xgdy
bsr
cpd
beq

wordread
wordread
#0
loadprg2

First Generation System Software Code

,-get directory entry
.•move to start pointer

,-get memory address
.-move it to the Y
,-get packet size
;is it zero?
;if zero, we are done, execute
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std zeroram+4

;if not, save it

bsr
staa
iny
sec
ldd
subd
bne
beq

;get data
,-write it to ram
.•increment the pointer
,-subtract 1 from the size

byteread
O.y

zeroram+4
#1
loadprgl
loadprgO

jmp O.y

;if its not zero get more
;when its zero, go to the next packet
;jump to the execution location

* Start EEPROM loading procedure, sets the address for program load

strtload ldaa #$30
staa portd.x
clra
clrb
staa
staa
bsr
ldd
bsr
bsr
jsr
ldaa
staa
rts

tmpl
shftreg+1
getptsz
zeroram
seteeadd
rxbkflow
hexbin
shftreg+1
loadent

* Read a WORD from the EEPROM, result in ACCD

wordread bsr byteread
psha
bsr byteread
tab
pula
rts

* Read a BYTE from the EEPROM, result in ACCA

byteread bclr
ldaa
psha
bsr
pula
bset
rts

portd.x $10
portc.x
inceeadd
portd.x $10

First Generation System Software Code
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* Set EEPROM Address in ACCD

seteeadd stab
asla
asla
asla
staa
ldaa
bcc
deca
bra

portb.x

store low order bits (0-7) to port B
shift higher order bits (8-12) left 3 times
the last shift will place the MSB on the carry

porta,x
#$11
inceead2

store higher order address to port A

inceead2

* Get EEPROM pointer and size in ACCD, returned at zeroram+(0-3)

asld
asId
bsr
clr
bsr
std
bsr
std
rts

seteeadd
ddrc.x
wordread
zeroram
wordread
zeroram+2

* Write a WORD to the EEPROM (High (A) -Low (B)) and increment the address

wordwrit pshb
bsr bytewrit
pula

* Write a BYTE to the EEPROM and increment the address

bytewrit bset
bset
staa
bclr
bset
pshy
ldy
waitwrit dey
bne
clr
puly
routine

portd.x $10
ddrc.x $ff
portc.x
portd.x $20
portd.x $20
#4290
waitwrit
ddrc.x

turn EEPROM read mode off
set port C to output
place data on bus
set WE low
set WE high
save the Y index
wait for write cycle to finish

; set port C to input
; restore the Y and follow through the next

* Increment EEPROM Address, ACCD destroyed

inceeadd inc portb.x
bne inceeadO
port A modification

First Generation System Software Code

increment port B (0-7 address bits)
if port B has bot incremented to 0, then skip
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ldaa
adda
staa
inceeadl bcc
SIS)
ldaa
eora
inverted
inceead2 staa
inceeadO rts

add 8 to port A (8-12 address bits)

porta,x
#8
porta,x
inceeadO

; set up for pioc modification (ALWAYS OR BY

pioc.x
#1

,- if the carry is not set, store value anyway
,- decrement ACCA, remember pin 6 output is

;

pioc.x
,• return

• Add a directory entry pointer

adddiret bsr
sec
subd
xgdy
clra
clrb
bsr
ldd
std
sty
ldab
clra
bsr
ldd
addd
std
sec
ldd
subd
std
clra
clrb

geteeadd
zeroram

getptsz
zeroram+2
zeroram+4
zeroram+2
loadent
setptsz
zeroram
zeroram+2
zeroram
zeroram+4
zeroram+2
zeroram+2

* Set EEPROM pointer in ACCD, pointer and size in zeroram+(0-3)

setptsz asld
asId
bsr
ldd
bsr
ldd
bsr
rts

seteeadd
zeroram
wordwrit
zeroram+2
wordwrit

* Get EEPROM Address, result in ACCD

geteeadd ldaa pioc,x
eora #1
asra
to put it in the carry flag

First Generation System Software Code

,-get value of pin 6 from pioc
,-invert it
;shift it to the right, which is an easy way

MCU Code
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ldaa porta,x
rora
rora
rora
anda #255-128-64
ldab portb.x

;get the higher order (8-12) bits from port A
; shift to the right 3 times

,-remove higher order bits (15-14)
,-load ACCB (lower ACCD) with low order bits (0-

7)
rts

,- return

* Load and RUN prg at $100

ldm

ldmO

jsr rxbk
staa zeroram
ldy #$100
jsr rxbk
staa O.y
iny
dec zeroram
bne ldmO
jmp $100

B.1.4

Downloadable Modules

B.l.4.1 EEFORMAT.ASM
The EEFORMAT code formats the external EEPROM filing system. The first 64 bytes
(for 16 entries) contains the pointers and sizes of the files and free space. This code is
executed using the $20 command instruction (see “DALSA.ASM” on page 103) which
executes incoming MCU code without loading it into the EEPROM filing system.

File:

LDEEFPGA.ASM

Dalsa Project EEPROM formatting software for 68HC11 onboard
microcontroHer
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
Date Created: March 28, 1996

#INCLUDE 'hcllreg.equ'

errhand EQU main+3
seteeadd EQU errhand+3
First Generation System Software Code
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geteeadd
inceeadd
rxnbk
rxbk
rxbkflow
tx
txxon
txxoff
byteread
wordread
loadprg
getptsz
bytewrit
wordwrit
strtload
finiload
initport

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

seteeadd+3
geteeadd+3
inceeadd-t-3
rxnbk+3
rxbk+3
rxbkflow+3
tx+3
txxon+3
txxoff+3
byteread+3
wordread+3
loadprg+3
getptsz+3
bytewrit+3
wordwrit+3
strtload+3
finiload+3

* Some extra equates for this program

dirents EQU 16
ramsize EQU 16384
dirsize EQU dirents*4

EEPROM Memory MAP
Lower 16K memory (Upper 16 for FPGA bit map)

soooo
$0002
$0004
$0006
$0008
$000A

Location of free space
Size of free space
Location of file 1
Size of file 1
Location of file 2
Size of file 2

$003C Location of file
$Q03E Size of file 15

15

* Set program origin to the start of free RAM

ORS raitmid
eeformat EQU

*

* use EEPROM function to initialize the ports
*

jsr initport
*

* Write a "G* to the host

First Generation System Software Code
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ldaa #$47
jsr tx

We first place the EEPROM into a safe mode. The FPGA (after a reset) will
have all of its prograimiable pins set to high impedance. Its probably not
a good idea to run this when the FPGA is programmed with an unknown
configuration.
Set /WE high and /OE high on EEPROM
Set /WS low and /PROG low on FPGA
Make sure /WS is low since it controls the high order address line to the
external EEPROM.

ldaa #$30
staa portd.x

* Initialize the address of the EEPROM to 0000

ldd #0
jsr seteeadd

* Write free pointer

ldd
jsr
ldd
jsr

#dirsize+4
wordwrit
#ramsize-dirsize-4
wordwrit

* Write "dirent' directory entries (filled with zeros)

ldy #dirsize
fillloop ldaa #0
jsr bytewrit
dey
bne fillloop

* Jump to MAIN

jmp main

First Generation System Software Code
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B.1.5

External EEPROM Modules

B .U .1 LDS19.ASM
The LDS19 code reads in an S 19 file from the host and converts it into a segmented code
format which can be loaded and executed from the main command level.

File:

LDS19.ASM

Dalsa Project S19 loading software into EEPROM filing system for
the 68HC11 onboard microcontroller
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
Date Created: March 12, 1996

#INCLUDE ’hcllreg.equ'

Some BUFFALO Equates

prtO
prtl
prt2
prt3
prt4
prt5
prt6
prt7
prt8

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

$ae
$b0
$b2
$b4
$b6
$b8
$ba
5be
Sbe

ldoffst EQU $ac
count
EQU $a8
EQU $a9
chrcnt
tmpl
tmp2
tmp3

EQU $c0
EQU Scl
EQU $c2

shftreg EQU $96
hexbin
dchek
upcase

EQU warmst+$09
EQU $ffa6
EQU $ffaO

* EEPROM routines
*

main

EQU eeprom

First Generation System Software Code
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errhand
seteeadd
geteeadd
inceeadd
rxnbk
rxbk
rxbkflow
tx
txxon
txxoff
byteread
wordread
loadprg
getptsz
bytewrit
wordwrit
strtload
finiload
initport

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

tnain+3
errhand+3
seteeadd+3
geteeadd+3
inceeadd+3
rxnbk+3
rxbk+3
rxbkflow+3
tx+3
txxon+3
txxoff+3
byteread+3
wordread+3
loadprg+3
getptsz+3
bytewrit+3
wordwrit+3
strtload+3
finiload+3

* Some extra equates for this program

prgstrt EQU prt6
written EQU prt7
secsize EQU prt8

* Set program origin to the start of free RAM

ORG raittnid
Ids19

EQU

*

»

' Call EEPROM to initialize ports

jsr initport
jsr strtload

getmore

clr

tmp3

jsr
jsr
beq
cmpa
beq
jsr
cmpa
bne

rxbkflow
dchek
getmore
#$0a
getmore
upcase
#$53
lderror

.-create a file in EEPROM filing system

;slcip white space

;check for "S'
;error out if it isn't an S

bsr rdbegin

;read header

tst tmp2
bne cksum

;is it the 9 record

Fust Generation System Software Code
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tst tmp3
beq firstln

;is this the first line?

cpd ldoffst
beq mrbytes

;not first line, check if continuing from
; previous address

bsr wreeprom

;if not flush old size

firstln bsr
mrbytes

cksum

inbegin

,-write new pointer (on first line too)

jsr getbyte
jsr bytewrit

;get data byte
,-write it

ldd written
addd #1
std written

,-update bytes written in section

ldd ldoffst
addd #1
std ldoffst

,
-update pointer

dec count
bne mrbytes

,-decrement line counter

std
ldab
comb
bsr
cba
bne

,-verify checksum

prgstrt
chrcnt
getbyte
lderror

,-error out if it fails

bset tmp3 $1
brclr tmp2 $ff getmore

lderror

bsr wreeprom
ldd prgstrt
bsr inbegin

,-write program beginning

jsr

,-update directory entry

finiload

jsr txxon
jmp main

;enable flow control, leave

jsr txxon
jmp errhand

,-error, enable flow control, goto

rdbegin jsr rxbkflow
anda *255-49
staa tmp2
clr
bsr
sec
suba
staa
bsr
bsr

chrcnt
getbyte
#3
count
getbyte
getbyte

First Generation System Software Code
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ldd shftreg
rts
wreeprom jsr
psha
pshb
ldd
jsr
ldd
jsr
pulb
pula
jsr

geteeadd

;save write pointer

secsize
seteeadd
written
wordwrit

,-Write size value

seteeadd

return back to previous pointer

ldd shftreg
anrts

rts

inbegin std
jsr
jsr
std
clra
clrb
std
jmp

ldoffst
wordwrit
geteeadd
secsize

,-Write MCU address

written
wordwrit

,-write zero size for now

getbyte clr tmpl
jsr rxbkflow
jsr hexbin
jsr rxbkflow
jsr hexbin
ldaa shftreg+1
adda chrcnt
staa chrcnt
ldaa shftreg+1
brclr tmpl $ff anrts
pula
pula
bra lderror

;rememeber size location

;Get a hex (2 ascii bytes) from host
;use BUFFALO conversion code

B.l.5.2 LDEEFPGA.ASM
The LDEEFPGA code reads in a FPGA bitstream (stripped o f Xilinx file and date fields)
and saves it into the upper 16K of the external EEPROM. This code performs burst writes
to the EEPROM (up to 64 writes in a single cycle) to improve downloading time for 9600
baud (originally done at 300 baud).

File:

LDenrPGA.ASM

Dalsa Project EEPROM burst loading software for the 68HC11 onboard
First Generation System Software Code
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microcontroller to load the FPGA bitmaps
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
Date Created: March 28, 1996

#INCLUDE 'hcllreg.equ'

This program read an FPGA bitmap from the host computer and stores it in
the upper 16K of the external EEPROM. Prior to the FPGA data, 2 bytes
contain the number of bytes in the bitmap to follow.

BUFFALO Equates

prtO
prtl
prt2
prt3
prt4
prt5
prt6
prt7
prt8

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

Sae
$b0
$b2
$b4
Sb6
Sb8
Sba
$bc
Sbe

ldoffst EQU Sac
EQU $a8
count
chrcnt
EQU Sa9
tmpl
tmp2
tmp3

EQU ScO
EQU Scl
EQU Sc2

shftreg EQU $96
hexbin
dchek
upcase

EQU warmst+$09
EQU $ffa6
EQU SffaO

* EEPROM routines

main
errhand
seteeadd
geteeadd
inceeadd
rxnbk
rxbk
rxbkflow
tx
txxon
txxoff

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

eeprom
main+3
errhand+3
seteeadd+3
geteeadd+3
inceeadd+3
rxnbk+3
rxbk+3
rxbkflow+3
cx-t-3
txxon+3
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byteread
wordread
loadprg
getptsz
bytewrit
wordwrit
strtload
finiload
initport

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

txxoff+3
byteread+3
wordread+3
loadprg+3
getptsz+3
bytewrit+3
wordwrit+3
strtload+3
finiload+3

Some extra equates for this program

pagesiz is the number of bytes to write in one EEPROM write cycle. This
value should always be a power of 2 and should not exceed 32 since the
68HC11 is fast enough in this configuration. However, only a maximum
of 64 bytes can be written in one write cycle since the A6-A14 lines
cannot be altered.

pagesiz EQU 32
brbufend EQU $200
brbufbeg EQU brbufend-pagesiz
byteslef EQU $00
totalbyt EQU $02
flushlim EQU $04

' Set program origin to the start of free RAM

ORG
ldeefpga EQU

rammid
*

* Use EEPROM function to initialize the ports

jsr initport

We first place the EEPROM into a safe mode. The FPGA (after a reset) will
have all of itsprogrammable pins set to highimpedance. Its probably not
a good idea to run this whenthe FPGA is programmed with anunknown
configuration.
Set /WE high and
Set /WS high and

/OE high on EEPROM
/PROG low on
FPGA

Make sure /WS is high since it controls the high order address line to the
external EEPROM.

ldaa *$38
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staa portd.x
*

* Set PORT C to outputs
*

bset ddrc.x $ff
*

* Initialize the address of the EEPROM to 0000
*

ldd #0
jsr seteeadd
«

* Set buffer pointer
«

ldy

#brbufbeg

The FPGA code actually contains the number of bytes in the bitmap. We
will process this data to determine when this program should complete.
The first byte of the FPGA bitmap is a $FF or a dumtty byte.
contains no valid information.

It

The next byte is a combination of both the preamble code and high
order size code. The first 4 bits of this code should be "0010' or
$2. The next for bytes are the high order size of the 24 bit size
code. This code is in terms of bits to be received.
The next two bytes are the middle bits of the size code and the
remaining byte is a combination of the low order size code and
another duitmy code. 4 bits for the low order size and 4 bits *1111*
or $f for dummy code.
Example:
<

FF><

20

1111 1111 0010

><

0 D > <

2 D > <

0000 0000 11010010 1101

<dummy > <preamble>
< bits> <
code>

<length count
<

6F

> < ...

0110 1 1 1 1 xxxxxxxx
> <dumny> <data...
> < bits> <frame..

The length cound is: OOD2D6 = 53974 bits
Dividing this value by 8 we get 6746.75, which must be rounded up
to 6747 which is the number of bytes required for the XC4003PC84
FPGA.
The data's last byte is a postamble code which should contain
"01111111* or $7f.

Write two dummy bytes, these will be filled in later with the size
of the FPGA data in bytes. The loader will then know how many bytes
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* to send to the FPGA initally.

ldaa *0
bsr wrbrbyte
bsr wrbrbyte
*
* Lets make sure the dummy bits are all ones.

jsr rxbk
cmpa #$ff
bne lderror

In future versions, the preamble and postamble code will be checked
just to make sure the bitmap is valid.
Instead, we will just read in another 4 bytes.

hdloop

bsr
Idab
jsr
bsr
decb
bne

wrbrbyte
*4
rxbk
wrbrbyte
hdloop

•

* Since we know the buffer has not flushed yet, we can read the data
* in it.
*

* Our intention is to read the length count, and divide it by 8. If
* a remainder exists, then we need to adjust the value by adding 1
* to it.
*

* Dividing my 8 can be a difficult process since the data is not in
* a proper form. We must bit shift first 4 times.
*
* To avoid bit shifting, we can just do it once. Instead of dividing
* by 8, we can multiply by 2. This will place the "decimal* point
* in the proper location.

Read the least significant length count (4 bits)

ldaa brbufbeg+6

* Move its MSB onto the carry

asla

* Now, shift the rest of the length cout (excluding the upper 4 bits)
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* only once to the left.
*
ldd brbufbeg+4
rolb
rola

* check the least significant length for a "mantissa*

xgdy
brclr brbufbeg+6 $70 noincy

* If its present, increment the value

iny

* Store it for later use

noincy

sty totalbyt

*

* Subtract 5 from it so we can use it as a counter to finish reading
* the rest of the data.
«

xgdy
sec
subd #5

Main loop begins
The value remaining to be received is stored in program memory. This is
done because the remaining bytes will be required for a comparison later
on.

mnloop

std byteslef

* Read a byte from the host computer
*

jsr rxbk

* Write it to the EEPROM
bsr wrbrbyte
*

* Decrement the counter by 1
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ldd byteslef
sec
subd #1

* When it is zero, we are done

bne mnloop

* Flush buffer

jsr

flushbuf

* Move back Co address zero

ldd #0
jsr seteeadd

Write the size at location zero

ldd totalbyt
jsr wordwrit

’ Goto main

jmp main
lderror jmp errhand
*

* Write to EEPROM with burst buffer
*

wrbrbyte EQU *
«

* Store the data in the buffer
*

staa 0,y
*

* Increment the buffer pointer
*

iny

* Check if we are at the end
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cpy #brbufend
*

* If not, leave this routine
*

beq

flushbuf

rts

* Store the end of the buffer temporarily
*

flushbuf sty

flushlim

*

' Send an XOFF to tell the host to stop sending

jsr txxoff
«

* Set the buffer pointer to the beginning
»

ldy (tbrbufbeg

* Get the data from the buffer
*

wrbrloop ldaa O.y

* Place it on the BUS

staa portc,x
*
* Set /WE low on the EEPROM

bclr portd.x $20

* Since the 68HC11 is realatively slow compared to the write timing requied
* on the EEPROM, so we don't need any delays.
*
* Set /WE high on the EEPROM

bset portd.x $20
*
* We now increment the EEPROM's address.
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jsr inceeadd

Increment the buffer pointer
iny

Compare the buffer pointer with flushlim

cpy

flushlim

If we are not done, send more

bne wrbrloop

Performing a 10ms wait to complete the write to the EEPROM

decy

ldy #4290
dey
bne decy

* Reset buffer pointer
*

ldy #brbufbeg

* Tell the host it can send again

jmp txxon

* Tell the host computer that something is going on.

Output some "*'s

ldaa #$2a
jmp tx

B. 1.5.3 LDFPGA.ASM
The LDFPGA code performs two operations: load the FPGA with the contents of the
upper external EEPROM memory and to move the captured data to the host.

* File:

LDFPGA.ASM
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Dalsa Project FPGA loading and capture coitmand level software for
the 68HC11 onboard microcontroller
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
Date Created: March 28, 1996

#INCLUDE 'hcllreg.equ'

This program configures the FPGA with the data contained in the upper 16K
of the external EEPROM. One this is done successfully, CAPTURE mode
is entered which moves the data from the FPGA to the host.

BUFFALO Equates

prtO
prtl
prt2
prt3
prt4
prt5
prt6
prt7
prt8

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

$ae
$b0
$b2
$b4
Sb6
$b8
$ba
Sbc
$be

ldoffst EQU Sac
count
EQU $a8
chrcnt
EQU $a9
tmpl
tmp2
tmp3

EQU ScO
EQU Scl
EQU Sc2

shftreg EQU
hexbin
dchek
upcase

$96

EQU warmst+$09
EQU Sffa6
EQU SffaO

* EEPROM routines

main
errhand
seteeadd
geteeadd
inceeadd
rxnbk
rxbk
rxbkflow
tx

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

eeprom
main+3
errhand-t-3
seteeadd+3
geteeadd+3
inceeadd+3
rxnbk+3
rxbk-t-3
rxbkflow+3
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txxon
txxoff
byteread
wordread
loadprg
getptsz
bytewrit
wordwrit
strtload
finiload
initport

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

tx+3
txxon+3
txxoff+3
byteread+3
wordread+3
loadprg+3
getptsz+3
bytewrit+3
wordwrit+3
strtload+3
finiload+3

BOE
BWE
BWSS
BPROG

EQU
EQU
EQU
EQU

$10
$20
$08
$04

*
* Set program origin to the start of free RAM
«
ORG
ldfpga

EQU

ranmid
*

* Use EEPROM function to initialize the ports

jsr initport

Before the FPGA can be prograimed, all the configuration memory must be
cleared. This is done by setting /PROG on the FPGA low and waiting 300
microseconds. To be safe we waited about 4 seconds.
Set /WE high and /OE is high on the EEPROM
Set /WS high and /PROG low on the FPGA.

ldaa #$38
staa portd.x

* Delay of approximately 2 seconds at 8MHz
*

ldy #32768
clrdelay dey
bne clrdelay

Tell the EEPROM to go into read mode and set the FPGA out of it's
configuration clearing mode.
Set /WE high and /OE low on the EEPROM
Set /WS high and /PROG high on the FPGA
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ldaa #$2c
staa portd.x

* After all the configuration memory has been cleared we have to wait for
* the FPGA to finish it's clearing cycle. This happens when the /ERR or
* /INIT line goes high.

initwait brclr porte,x $80 initwait
*

* Set EEPROM address to $0000
*
ldd #0
jsr seteeadd

* Read in the number of bytes to send to the FPGA
*

jsr wordread

* Increment the value by 1 to fixt the shift register program on the FPGA/

xgdy
iny
*
*

Set the EEPROM in read mode

bclr portd,x $10
*

* jump into the loading routine. This is done so that the DSP can be
* properly booted.
*

bra
loadloop EQU

firstskp
*

*
* Set PORT C to all inputs.

clr ddrc.x

* Increment the EEPROM's address.

jsr inceeadd

* set EEPROM into read mode
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* Set /WE high and /OE low on the EEPROM
* Set /WS high and /PROG high on the FPGA

bclr portd.x $10
*
* If an error does not exist, skip the error output.
*

brset porte,x $80 noperror
*

* Error, call global handler

jmp errhand
noperror EQU

'

*

* Read Data from EEPROM
*
firstskp ldab porcc.x
*

* Turn off EEPROM
*

* Set /WE high and /OE high on the EEPROM
* Set /WS high and /PROG high on the FPGA

bset portd.x $10

* Set PORT C to output
*

bset ddrc.x

$ff

#
* Place data on BUS
*

stab portc.x
*

* We now begin handshaking with the FPGA.
* data is ready on the BUS.

A low on /WS tells the FPGA that

*

* Set /WE high and /OE high on the EEPROM
* Set /WS low and /PROG high on the FPGA
*
bclr portd.x $8
*
* The following code is optional.
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* Che FPGA.

pshx
pshy
ldx #regbas+portc
jsr outlbsp
puly
pulx

We now set /WS high again Co tell the FPGA to use the data on the BUS.
Set /WE high and /OE high on the EEPROM
Sec /WS high and /PROG high on the FPGA

bset portd.x $8

We now have to wait for the FPGA to fully process the data just passed.
The FPGA is ready for more data when /BUSY goes high.

* This routine is commented out since the FPGA guarentees this to be done
* withing 60ns. The microcontroller takes about 120ns per cycle.

busywait brclr porta,x SI busywait

* Continue sending data until the Y has reached ZERO.

dey
bne loadloop
Set /WE high and /OE high on the EEPROM
Set /WS high and /PROG high on the FPGA
Start POP

ldaa #$3c
staa portd.x

* Assume the corrent number of bytes were sent, the FPGA's DONE line should
* go high. We will check this just to be sure.

donewait brclr porte,x $40 donewait

* The DONE line is high
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* Command mode

CMRESET
CMCAPON
CMCAPOFF
CMFHESET
CMSEND
CMGET

EQU
EQU
EQU
EQU
EQU
EQU

command equ

$01
$41
$42
$43
$44
$45
*

* Adjust port directions for serial communication to the FPGA

ldaa #$fe
staa ddrc.x
ldaa #$00
staa portc.x

* Output a "1’ to indicate out level

commando ldaa #$31
jsr tx

* Wait for a command

jsr rxbk

* Check for escape command
*

cmpa #CMRESET
bne connandl
jmp main

* For capture on/off, simple set static line

commandl cmpa #CMCAPON
bne command2
bset portc.x $40
ccmmand2 cmpa #CMCAPOFF
bne conmand3
bclr portc.x $40

* For FIFO reset, pulse reset line
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command3 cmpa
bne
bset
bclr

#CMFRESET
coiwnand4
portc.x $80
portc.x $80

* Send a comand Co the FPGA

command4 cmpa
bne
jsr
Cab
jsr
bsr
bra

tCMSEND
coimandS
rxbk
rxbk
putfpga
conraandO

* Move data from FIFO Co the host while checking for a scop command

commands cmpa #CMGET
bne commando
getO

getl

get2

jsr
beq
cmpa
beq
jsr
beq
cmpa
beq
bsr
bcs
jsr
bra

rxnbk
get2
#01
comnandO
rxnbk
getl
#01
commando
getfpga
getO
tx
getO

•
* Get a byte from the :
•
FPRCDA
FPRCCL

EQU $1
EQU $2

getfpga EQU

*

bclr pored,x BWSS
getfpgaO brset scsr.x $20 getfpga2
brclr porta,x $1 getfpgaO
ldy #8
getfpgal ldaa portc.x
lsra
ror ramlow
bclr portc.x FPRCCL
bset portc.x FPRCCL
dey
bne getfpgal
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bset portd.x BWSS
Idaa ramlow
clc
rts
getfpga2 sec
rts

* Send a lObit command to the FPGA

FPSDDA
FPSDCL
FPSDDN

EQU $4
EQU $8
EQU $10

putfpga EQU *
ldy #11
putfpgaO lsrd
bcc putfpgal
bset portc.x FPSDDA
bra putfpga2
putfpgal bclr portc.x FPSDDA
putfpga2 bclr portc.x FPSDCL
bset portc.x FPSDCL
dey
bne putfpgaO
bclr portc.x FPSDDN
bset portc.x FPSDDN
rts

B. 1.5.4 EEDELETE.ASM
The EEDELETE code deletes a file from the EEPROM filing system by removing the gap
between the deleted file and the next file. The filing system does not support file
replacement only additions, so the file must be deleted. This operation does not use any
burst functions of the EEPROM, therefore it can take some time to remove a file at the
beginning of the filing system.

* File:

EEDELETE.ASM

*

*
*
*
*

Dalsa Project EEPROM filing system file deleter for the onboard
68HC11 microcontroller
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
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Date Created: March 8, 1996

#INCLUDE 'hcllreg.equ'

BUFFALO Equates

prtO
prtl
prt2
prt3
prt4
prt5
prt6
prt7
prt8

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

$ae
$b0
$b2
Sb4
$b6
Sb8
$ba
$bc
$be

ldoffst
count
chrcnt

EQU Sac
EQU Sa8
EQU Sa9

tmpl
unp2
tmp3

EQU $c0
EQU Scl
EQU $c2

shftreg

EQU $96

hexbin
dchek
upcase

EQU warmst+S09
EQU Sffa6
EQU SffaO

* EEPROM routines

EQU
main
errhand EQU
seteeadd EQU
geteeadd EQU
inceeadd EQU
EQU
rxnbk
rxbk
EQU
rxbkflow EQU
tx
EQU
EQU
txxon
txxoff EQU
byteread EQU
wordread EQU
loadprg EQU
getptsz EQU
bytewrit EQU
wordwrit EQU
strtload EQU
tiniioaa EQU
initport EQU

eeprom
main+3
errhand+3
seteeadd+3
geteeadd+3
inceeadd+3
rxnbk+3
rxbk+3
rxbkflow+3
tx+3
txxon+3
txxoff+3
byteread+3
wordread+3
loadprg+3
getptsz+3
bytewrit+3
wordwrit+3
strtioad+3
finiload+3
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*

Some equates for this program

loadent
zeroram
strtpnt
destpnt
movesiz
gapsiz
dirent

EQU
EQU
EQU
EQU
EQU
EQU
EQU

$c3
$00
prt8
prt7
prt6
prt5
prt4

*
* Set program origin to the start of free RAM
*

lddsp

ORG

rairmid

EQU

'

jsr initport

* Get free data pointers

jsr strtload
*

* Store free start at zeroram+4

Idd
std
ldd
std

zeroram
zeroram+4
zeroram+2
zeroram+6

* Get deleting program pointers
*

ldab loadent
clra
jsr getptsz
*
* Check if its valid
•

ldd zeroram
bne entok
jmp sendok
entok

EQU

*

*
* Store start as dest pointer
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std destpnt
*

* Find start point

addd zeroram+2
std strtpnt
*

* Find the gap size

sec
subd destpnt
std gapsiz

* Find the total to be moved

sec
ldd zeroram+4
subd strtpnt
std movesiz

* Compinsate other pointers

clra
clrb

* Get pointer data

fixloop std dirent
jsr seteeadd

' Get start pointer

jsr wordread
cpd destpnt
bcs nextent

* If its after dest point, adjust the start

sec
subd gapsiz
psha
pshb
ldd dirent
jsr seteeadd
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pulb
pula
jsr wordwrit
nextent

ldd
addd
cpd
bne

dirent
#4
#16*4+4
fixloop

*

* Update free space

ldd
jsr
ldd
addd
jsr

#2
seteeadd
gapsiz
zeroram+6
wordwrit

ldd movesiz
beq lastprog
mvloop

ldd strtpnt
jsr seteeadd
jsr byteread
psha
ldd destpnt
jsr seteeadd
pula
jsr bytewrit
ldd strtpnt
addd #1
std strtpnt
ldd destpnt
addd #1
std destpnt
sec
ldd movesiz
subd #1
std movesiz
bne mvloop

lastprog ldab
clra
asld
asld
jsr
clra
clrb
jsr
jsr

loadent

seteeadd

wordwrit
wordwrit

*
* Delete OK, goto train
*

sendok

jsr txxon
jmp main
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B. 1.5.5 LDEEPROC.ASM
The LDEEPROC code loads an arbitrary file into the EEPROM filing system. The file
intended to be loaded contains information about the currently loaded FPGA bitstream in
the upper 16K memory. Since the load time o f the FPGA bitstream is significant, this
much smaller file can be loaded to determine which bitstream is loaded to reduce overall
wait time.

File:

LDEEPROC.ASM

Dalsa Project Video processor definition file loading software for
the 68HC11 onboard microcontroller
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
Date Created: September 23, 1996

#INCLUDE 'hcllreg.equ'

BUFFALO Equates

prtO
prtl
prt2
prt3
prt4
prt5
prt6
prt7
prt8

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

$ae
SbO
Sb2
$b4
$b6
Sb8
Sba
$bc
$be

ldoffst EQU Sac
EQU Sa8
count
chrcnt
EQU $a9
tmpl
tmp2
tmp3

EQU $c0
EQU Scl
EQU Sc2

shftreg EQU $96
hexbin
dchek
upcase

EQU warmst+$09
EQU Sffa6
EQU SffaO

* EEPROM routines
First Generation System Software Code
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main
errhand
seteeadd
geteeadd
inceeadd
rxnbk
rxbk
rxbkflow
tx
txxon
txxoff
byteread
wordread
loadprg
getptsz
bytewrit
wordwrit
strtload
finiload
initport

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

eeprom
main+3
errhand+3
seteeadd+3
geteeadd+3
inceeadd+3
rxnbk+3
rxbk+3
rxbkflow+3
tx+3
txxon+3
txxoff+3
byteread+3
wordread+3
loadprg+3
getptsz+3
bytewrit+3
wordwrit+3
strtload-t-3
finiload+3

* Some extra equates for this program

prgstrt EQU prt6
written EQU prt7
secsize EQU prt8

* Set program origin to the start of free RAM

ORG ranriid
lds!9

EQU *

* Call EEPROM to initialize ports

jsr initport

* Create file

jsr strtload

* Place code at the beginning of the file to jump to error handler
* incase this is accidently executed

ldaa »$7e
jsr bytewrit
ldd #errhand
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jsr wordwrit
*

* Get and save definition size

jsr
psha
jsr
tab
pula
std
jsr
ldy

rxbkflow
rxbkflow

secsize
wordwrit
secsize

*

* Get N bytes and save than
*

getmore jsr rxbkflow
jsr bytewrit
dey
bne getraore
•

* Close file, leave

jsr

finiload

jsr txxon
jmp main

B.l.5.6 GETPROC.ASM
The GETPROC code retrieves the data stored into the EEPROM filing system by the
EELDPROCcode.

File:

GETPROC.ASM

Dalsa Project Video processor definition file retrieving software for
the 68HC11 onboard microcontroller
NOT FOR PRODUCTION
Copyright University of Windsor 1996-1999
Date Created: September 23, 1996

#INCLUDE 'hcllreg.equ'
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* BUFFALO Equates

prtO
prtl
prt2
prt3
prt4
prt5
prt6
prt7
prt8

EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU

$ae
SbO
$b2
$b4
Sb6
$b8
$ba
$bc
Sbe

ldoffst EQU Sac
count
EQU $a8
chrcnt
EQU $a9
tmpl
tmp2
tmp3

EQU ScO
EQU $cl
EQU Sc2

shftreg EQU S96
hexbin
dchek
upcase

EQU warmst+$09
EQU Sffa6
EQU SffaO

* EEPROM routines

main
EQU
errhand EQU
seteeadd EQU
geteeadd EQU
inceeadd EQU
rxnbk
EQU
rxbk
EQU
rxbkflow EQU
tx
EQU
txxon
EQU
txxoff EQU
byteread EQU
wordread EQU
loadprg EQU
getptsz EQU
bytewrit EQU
wordwrit EQU
strtload EQU
finiload EQU
initport EQU

eeprom
main+3
errhand+3
seteeadd+3
geteeadd+3
inceeadd+3
rxnbk+3
rxbk+3
rxbkflow+3
tx+3
txxon+3
txxoff+3
byteread+3
wordread+3
loadprg+3
getptsz+3
bytewrit+3
wordwrit+3
strtload+3
finiload+3

*

* Some extra equates for this program

prgstrt EQU prt6
written EQU prt7
secsize EQU prt8
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* Set program origin to the start of free RAM
#
zeroram EQU ramlow
ORG raitmid
lds!9

EQU

*

* Call EEPROM to initialize ports

jsr

initport

clra
staa tmpl
staa shftreg+1

* Get directory entry

jsr rxbk
jsr hexbin
clra
ldab shftreg+1
jsr getptsz
ldd zeroram
beq allzero
jsr seteeadd

* Skip safety code
•
jsr inceeadd
jsr inceeadd
jsr inceeadd
*

* Get size and output it
«

jsr
allzero std
jsr
tba
jsr
ldy
beq

wordread
zeroram+2
tx
tx
zeroram+2
leave

* Output contents
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getmore jsr byteread
jsr tx
dey
bne getmore

* Go back to main

leave

jmp main
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B.2 FPGA Hardware Description Code
B.2.1

Synopsys Design Compiler Procedure and Scripts

Before Design Compiler can be executed, a setup file (.synopsys_dc.setup) must be
located in the current directory which contains the information o f the target technology.
Design Compiler can then be launched with either “dc.shell” (text based) or
“design_analyzer” (GUI based) assuming the correct Synopsys program paths are set.
Once Design Compiler is loaded, a command to load the video processor should be
executed: “read -f vhdl <videoprocessor>.vhd”. After the code is successfully read in, the
automated script can be executed with “include makefpga.scr”. Creation of the logic for
the whole FPGA system can take up to 20 minutes. Once it is complete, the Xilinx tools
are needed for the final implementation steps.

B.2.1.1 .synopsys_dc.setup
/* Sec information for schematic sheets */
designer = "Roberto Muscedere*;
company = "VLSI Research Group*;
/’ Set synthetic library path, for synopsys libs and xact libs */
search_path = {. /usr/local/vlsi/tools/synopsys/libraries/syn \
/usr/local/visi/tooIs/xact/synopsys/1ibraries/syn}
/* Set target hardware to 4005-5, include primatives and specific libraries */
link_library = £"*” xprim_4QQ5-5-db xprim_40Q0-5.db xgen_4000.db xdc_4000-5.db \
xio_4000-5.db xfpga_4000-5.db}
target_library = {xprirr\_4005-5.db xprim_4000-5.db xgen_4000.db xdc_4000-5.db \
xio_4000-5.db xfpga_4000-5.db}
/* Add symbol library (for gui interface) */
symbol_library = xc4000.sdb
/* Add XBLOX synthetic libraries to improve performance */
synthetic_library = {xblox_4000.sldb standard.sldb}
define_design_lib xblox_4000 -path \
/usr/local/vlsi/tools/xact/synopsys/libraries/dw/lib/fpga/xc4000
/* Setup outputs for Xilinx XNF file format */
compile_fix_multiple_port_nets = true
bus_naming_style = "%s<%d>”
bus_dimension_separator_style = "><“
bus_inference_style = "%s<%d>”
edifout_netlist_only = true
edifout_power_and_ground_representation = cell
edifout_write_properties_list = *instance_number port_location part*
xlnx_hier_blknm = 1
xnfout_library_version = *2.0.0*

B.2.1.2 makefpga.scr
/* resource allocation may need to be turned off */
First Generation System Software Code
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/*

hlo_resource_allocation = none */

make sure Co read a video processor prior to running this script */
/* eg: read -f vhdl process.vhd */
I*

/* Read in external Eifo code */
read -f vhdl extfifo.vhd
/* Read in internal fifo code */
read -f vhdl intfifo.vhd
/* Set special cells to don't touch so synopsys won't optimize them out */
set_dont_touch xdram*
/* Read in host communication code */
read -E vhdl host.vhd
/* Read in system linking code */
read -f vhdl link.vhd
/* Set out target design (from linking code) */
current_design larchl
/* Disable all clock pins, we only have 1 we can use in the FPGA */
set_pad_type -no_clock "*"
/* Set the proper clock pin */
set_pad_type -clock (CLK)
/* Set the RAM DATA lines so they don't float */
set_pad_type -pulldown (RAMDATA)
/* Set the slew rate */
set_pad_type -slewrate HIGH all_outputs()
/* Set all ports to be pads on the final design */
set_port_is_pad
/* Set all pin assignments from an external file */
include fpgapins.scr
/* Read pad information from target library */
insert_pads
/* Set clock speed to just below 15 MHz */
create_clock CLK -period 6 2
/* Compile the design to the target technology */
compile -map_effort high
/* Report some approximate information to the user */
report_fpga
report_timing
/* Convert the whole design into gates (synopsys cannot export
/* 4000 series bitmaps directly, we need the Xilinx tools */
replace_fpga

*/

/* Set default values for the flipflops */
current_design ext_fifo_control
include fifo_init.scr
current_design larchl
/* Set the target FPGA type */
set_attribute larchl “part* -type string *4005epc84-2*
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/* Set some XNF file properties */
set_attribute findtdesign,***) “xnfout_use_blknames' -type boolean FALSE
/* Write out Xilinx XNF file */
write -format xnf -hierarchy -output fpga.sxnf

B.2.1.3 fpgapins^cr
/* Static RAM (FIFO) Data lines */
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"RAMDATA<0>’}
("RAMDATA<1>*}
{”RAMDATA<2>”}
{"RAMDATA<3>”)
{“RAMDATA<4>*}
(“RAMDATA<5>”}
{"RAMDATA<6>*}
{“RAMDATA<7>”)

"pad_location"
"pad_location*
“pad_location”
"pad_location”
"pad_location"
"pad_location"
“pad_location’
"pad_location”

-type
-type
-type
-type
-type
-type
-type
-type

string
string
string
string
string
string
string
string

“P27*
*P26*
«P25'
•P24*
"P23'
"P20*
"P19'
“P18*

/* Static RAM (FIFO) Address lines */
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"RAMADDR<0>”) 'pad_location* -type string "P47”
{HRAMADDR<1>’) 'pad_location” -type string *P46'
("RAMADDR<2>”} 'lpad_location" -type string "P45'
{"RAMADDR<3>”} 'pad_location” -type string "P44”
("RAMADDR<4>") 'pad_location” -type string "P40"
{’’RAMADDR<5>*) 'pad_location” -type string "P39'
{*RAMADDR<6>”} 'lpad_location” -type string ”P38“
("RAMADDR<7>”) 'lpad_location" -type string ”P28”
{"RAMADDR<8>”} 'pad_location" -type string “P48*
{“RAMADDR<9>”) '‘pad_location* -type string "P49'
(”RAMADDR<10>"} ”pad_location' -type string "P50"
("RAMADDR<11>”} "pad_location” -type string “P62'
{“RAMADDR<12>*} "pad_location* -type string *P68*
("RAMADDR<13>*) "pad_location* -type string "P66'
{"RAMADDR<14>”} ”pad_location” -type string "P80*
("RAMADDR<15>”} "pad_location* -type string "P81*
{"RAMADDR<16>”) ”pad_location' -type string "P82*

/* Static RAM (FIFO) Control lines */
set_attribute {"RAMOE*} "pad_location' -type string "P83*
set_attribute ("RAMWE”) "pad_location* -type string "P84“
/* Camera signals */
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attnbuta
set_attribute

{ CLK’} "pad_location' -type string "P78*

/*

29,51,' P78"

{ LINEVALID’} "pad_location* -type string ”P10*
( PIXELVALID*} "pad^location’ -type string "P51*
{ CAMERADATA<0>’} “pad^location* -type string "P3’
{»CAMERADATA<1>'}
("CAMERADATA<2>*}
("CAMERADATA<3>')
(«CAMERADATA<4>'}
{*CAMERADATA<5>*}
C'CAMERADATAcSs')
{*CAMERADATA<7>*}
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*pad_location*
“pad_location*
’,pad_location*
“pad_location*
*pad_!ccaticn*
"pad_location*

-type
-type
-type
-type
-type
-type
-type

string
string
string
string
string
sti
string

*P4*
"P5’
“P6*
•p 7 »

*P8*
»oo»

*P14*
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/* Microcontroller signals */
set_attribute {"READY'} "pad_location* -type string *P70'
set_attribute {"REQUEST”} *pad_location” -type string “P77”
set_attribute {"EMPTY”} "pad_location” -type string "P36”
set_attribute {"SENDDATA”} "pad_location” -type string "P56”
set_attribute {"SENDCLOCK”} "pad_location* -type string *P58”
set_attribute {"RECEIVEDATA”} "pad_location” -type string "P59*
set_attribute {"RECEXVECLOCK”} "pad_location” -type string "P61”
set_attribute {"RECEIVEDONE”} "pad_location” -type string "P65”
/* set_attribute {"WRITEDATA<5>”} "pad_location* -type string "P67” */
set_attribute {"CAPTUREON”} “pad_location” -type string "P69”
set_attribute ("FIFORESET”} "pad_location” -type string "P71”

B.2.1.4 fifojnikscr
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

B.2.2

"ClRAMOE_reg” xnf_init-type string "S”
"ClRAMWE_reg” xnf_init-type string "S”
"C2RAMDE_reg” xnf_init-type string "S'
"C2RAMWE_reg” xnf_init-type string "S”
"EMPTY_reg” xnf_init -type string "S”
"FULL_reg” xnf_init -type string "R”
"WPOIOT_reg<0>” xnf_init -type string "R”
"RPOIOT_reg<0>” xnf_init -type string "R”

Xilinx Scripts

The Xilinx optimizer and automatic place and route are all executed from a simple
command: “xmake”. Before this can be done, a minor change must be made to the source
file. Design Compiler insists on making the system clock with a secondary clock buffer,
however, in the physical design the system clock is connected to a primary clock buffer. A
series of command is sent to Unix “ed” program which will change the buffer type. If this
is not done, the optimizer will error out. After this whole process, the bitstream
“FPGA.bit” is created.

B.2.2.1 makefpga
#!/bin/sh
# Change BUGGS to BUFGP in fpga.sxnf
ed fpga.sxnf « END
g/BUPG/s/BUFGS/BUFGP/g
w

q
END
# Run Xilinx make file
xmake fpga
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B.2.3

Main VHDL Code

B.2.3.1 link.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
vise IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define system ports
entity larchl is
port(CLK: in STD_LOGIC;
CAMERAIIATA: in UNSIGNED(7 downto 0);
RAMADDR: out STD_LOGIC_VECTOR (16 downto 0);
RAMDATA: inout STD_LOGIC_VECTOR(7 downto 0);
RAMOE: out STD_LOGIC;
RAMWE: out STD.LOGIC;
PIXELVALID: in STD_LOGIC;
LINEVALID: in STD_LOGIC;
CAPTUREON: in STD_LOGIC;
FIFORESET: in STD_LOGIC;
RECEIVEDATA: in STD_LOGIC;
RECEIVECLOCK: in STD_LOGIC;
RECEIVEDONE: in STD_LOGIC;
SENDDATA: out STD_LOGIC;
SENDCLOCK: in STD_LOGIC;
REQUEST: in STD_LOGIC;
READY: out STD_LOGIC );
end larchl;
— define system behaviour
architecture behaviour of larchl is
— descirbe subsystems
component ext_fifo_control
port(WDATA: in STD_LOGIC_VECTOR(7 downto 0);
RDATA: out STD_LOGIC_VECTOR(7 downto 0);
RAMADDR: out STD_LOGIC_VECTOR(16 downto 0);
RAMDATA: inout STD_LOGIC_VECTOR(7 downto 0);
RAMOE: out STD_LOGIC;
RAMWE: out STD_LOGIC;
FULL: buffer STD_LOGIC;
EMPTY: buffer STD.LOGIC;
CLK: in STD_LOGIC;
WRITE: in STD_LOGIC;
BUSY: out STD_LOGIC;
RESET: in STD_LOGIC;
READ: in STD_LOGIC;
READDONE: out STD_LOGIC );
end component;
component camera_interface
port (CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR (15 downto 0);
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0UTDATA16: out STD_LOGIC;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
COMMANDDATA: in STD_LOGIC_VECTOR(10 downto 0) ;
COMMANDDATAVALID: in STD_LOGIC;
CAPTUREON: in STD_LOGIC;
PUSH: out STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end component;
component host_interface
port(CLK: in STD_LOGIC;
COMMANDDATAOUT: buffer STD_LOGIC_VECTOR(10 downto 0);
COMMANDDATAVALID: out STD_LOGIC;
POP: out STD_LOGIC;
DATAIN: in STD_LOGIC_VECTOR(7 downto 0);
OKTOPOP: in STD_LOGIC;
POPDONE: in STD_LOGIC;
RECEIVEDATA: in STD_LOGIC;
RECEIVECLOCX: in STD_LOGIC;
RECEIVEDONE: in STD_LOGIC;
SENDDATA: out STD_LOGIC;
SENDCLOCK: in STD_LOGIC;
REQUEST: in STD_LOGIC;
READY: out STD_LOGIC );
end component;
component int_fifo_control
port(CLK: in STD_L0GIC;
DATAIN: in STD_LOGIC_VECTOR(15 downto 0);
DATAOUT: out STD_LOGICJ/ECTOR(7 downto 0);
WRITEIN: in STD_LOGIC;
WRITE16: in STD_LOGIC;
WRITEOUT: out STD_LOGIC;
BUSY: in STD_LOGIC;
RESET: in STD_LOGIC );
end component;
— define subsystem connecting signals
signal ICOMMDATA: STD_LOGIC_VECTOR(10 downto Ohsignal IIWDATA: STD_LOGIC_VECTOR(15 downto 0);
signal IEWDATA: STD_LOGIC_VECTOR(7 downto Ohsignal IRDATA: STD_LOGIC_VECTOR(7 downto 0);
signal IMODE16: STD_LOGIC;
signal IIPUSH: STD_LOGIC;
signal IEPUSH: STD_LQGIC;
signal XBUSY: STD_LOGIC;
signal IPQP: STD_LQGIC;
signal IPOPDONE: STD_LOGIC;
signal IEMPTY: STD_LOGIC;
signal IFULL: STD_LOGIC;
signal ICOMMDATAVALID: STD_LOGIC;
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signal ICAPTUREON: STD_LOGIC;
signal IFIFORESET: STD_LOGIC;
begin
— stabalize a few signals
stabalize_signals: process begin
wait until CLK'event and CLK='O';
ICAPTUREON <= CAPTUREON;
IFIFORESET <= FIFORESET;
end process;
— instantiate sub-systems with connectivity
xcamera: camera_interface port map (OUTDATA => IIWDATA, CLK => CLK,
CAMERADATA => CAMERADATA, PUSH => IIPUSH, OKTOPUSH => IFULL,
LVAL => LINEVALID, PVAL => PIXELVALID, CAPTUREON => ICAPTUREON,
OUTDATA16 => IMODE16,
COMMANDDATA => ICOMMDATA, COMMANDDATAVALID => ICOMMDATAVALID);
xififo: int_fifo_control port map (DATAIN => IIWDATA, DATAOUT => IEWDATA,
WRITEIN => IIPUSH, WRITEOUT => IEPUSH, BUSY => IBUSY,
WRITE16 => IMODE16,
RESET => IFIFORESET, CLK => CLK);
xefifo: ext_fifo_control port map (WDATA => IEWDATA, RDATA => IRDATA,
RAMADDR => RAMADDR, RAMOE => RAMOE, RAMWE => RAMWE, CLK => CLK,
WRITE => IEPUSH, READ => IPOP, READDONE => IPOPDONE,
EMPTY => IEMPTY, FULL => IFULL, RAMDATA => RAMDATA,
BUSY => IBUSY, RESET => IFIFORESET);
xhost: host_interface port map(CLK => CLK, REQUEST => REQUEST,
READY => READY, POP => IPOP, POPDONE => IPOPDONE, OKTOPOP => IEMPTY,
DATAIN => IRDATA, RECEIVEDONE => RECEIVEDONE,
RECEIVEDATA => RECEIVEDATA, RECEIVECLOCK => RECEIVECLOCK,
SENDDATA => SENDDATA, SENDCLOCK => SENDCLOCK,
COMMANDDATAOUT => ICOMMDATA, COMMANDDATAVALID => ICOMMDATAVALID);
end behaviour;
— Following code is necessary for simulation with vhdldbx
— configuration config_test_efc of test_efc is
— for behaviour
for xfifo: ext_fifo_control use entity work.ext_fifo_control (behaviour);
end for;
for xtest: efc_test use entity work.efc_test(behaviour);
end for;
for xhost: host_interface use entity work.host_interface (behaviour),end for;
for xport: ramport_control use entity work. ramport_control (behaviour);
end for;
— end for;
— end config_test_efc;

B.2.3.2 intfifo.vhd
— Include necessary libaries
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FPGA Hardware Description Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

ISO

University o f Windsor

library IEEE.GTECH;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use GTECH.GTECH_components.all;
— define sub-system ports
entity int_£ifo_control is
port(CLK: in STD_L0GIC;
DATAIN: in STD_LOGIC_VECTOR(15 downto 0) ;
DATAOUT: out STD_L0GIC_VECT0R(7 downto 0);
WRITEIN: in STD_LOGIC;
WRITE16: in STD_LOGIC;
WRITEOUT: out STD_L0GIC;
BUSY: in STD_L0GIC;
RESET: in STD_LOGIC );
end int_fifo_control;
architecture behaviour of int_fifo_control is
— define Xilinx DP 16x2 RAM component (falling edge)
component RAMD
port(AO: in STD_L0GIC;
Al: in STD_LOGIC;
A2: in STD_L0GIC;
A3: in STD_LOGIC;
DPRAO: in STD_L0GIC;
DPRA1: in STD_LOGIC;
DPRA2: in STD_LOGIC;
DPRA3: in STD_L0GIC;
WE: in STD_LOGIC;
WCLK: in STD_LOGIC;
D: in STD_LOGIC;
— SPO: out STD_LOGIC;
DPO: out STD_L0GIC );
end component;
— Set up a variable for the clock edges
constant CYCLE1: STD_LOGIC := 'O';
constant CYCLE2: STD_LOGIC := *1';
signal WPS: STD_LOGIC_VECTOR(3 downto 0);
signal RPS: STD_L0GIC_VECT0R(3 downto 0);
signal WP: STD_LOGIC_VECTOR(3 downto 0);
signal RP: STD_LOGIC_VECTOR(3 downto 0);
signal TAG: STD_LOGIC;
signal WE: STD_LOGIC;
signal DATAL: STD_LOGIC_VECTOR(7 downto 0);
signal DATAH: STD_LOGIC_VECTOR(7 downto 0);
signal DATALO: STD_LOGIC_VECTOR(7 downto 0) ;
signal DATAHO: STD_LOGIC_VECTOR(7 downto 0);
signal INDEX: STD_LOGIC;
signal INDEX2: STD_LOGIC;
signal INCRP: STD_LOGIC;
signal IRESET: STD_LOGIC;
begin
— stabalize reset line
— cycle 1, process 3
int_fifo_cyclel_3: process begin
wait until CLK'event and CLK=CYCLE1;
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IRESET <= RESET;
end process;
— set: write line immediately
— cycle 1, process 1
int_fifo_cyclel_l: process begin
wait until CLK'event and CLK=CYCLE1;
if (WRITEIN='1') then
WE <= ’1';
else
WE <= >0' ;
end if;
end process;
— set write pointer, reset it if necessary
— cycle 2, process 1
int_fifo_cycle2_l: process(IRESET,CLK)
begin
if (IRESET='1') then
WP <= “0000';
elsif (CLK'event and CLK=CYCLE2) then
if (WE='l') then
WP <= WP + 1;
end if;
end if;
end process;
— move data from internal to external
— cycle 1, process 2
int_fifo_cyclel_2: process begin
wait until CLK'event and CLK=CYCLE1;
INDEX2 <= INDEX;
if (BUSY='0' and not (WP=RP)) then
WRITEOOT <= *1';
if (INDEX='0') then
if (TAG='0') then
INDEX <= >0';
INCRP <= ’1';
else
INDEX <= ’1’;
INCRP <= ’O';
end if;
else
INDEX <= ‘0’;
INCRP <= *1';
end if;
else
WRITEOUT <= ‘O';
INDEX <= ‘O';
INCRP <= ‘O';
end if;
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end process;
— update read pointer, reset if necessary
— cycle 2, process 2
int_fi£o_cycle2_2: process (IRESET, CLK)
begin
if (IRESET='1') then
RP <= “0000';
elsif (CLK'event and CLK=CYCLE2) then
if (INCRP='1') then
RP <= RP +• 1;
end ifr
end if;
end process;
— use tri-state instead of multiplexers to CLB save space
int_£ifo_unclocked_l: process (INDEX2,DATAL,DATAH)
begin
if (INDEX2='0') then
DATALO <= DATAL;
DATAHO <= (others => ' Z ' ) ;
else
DATALO <= (others => 'Z');
DATAHO <= DATAH;
end if;
end process;
— connect clocked signals to RAM components
int_fifo_unclocked_2: process (WP,RP) begin
WPS <= WP;
RPS <= RP;
end process;
int_fifo_unclocked_3: process (DATALO) begin
DATAOUT <= DATALO;
end process;
int_fifo_unclocked_4: process (DATAHO) begin
DATAOUT <= DATAHO;
end process,— instantiate 17 DP RAM blocks
xdramOO: RAMD port map ( D => DATAIN(O), DPO => DATAL(O),
AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS{3),
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPS{3),
WCLK => CLK, WE => WE );
xdramOl: RAMD port map ( D => DATAIN(1), DPO => DATAL(l),
AO => WPS(O), A1 => WPS(l), A2 => WPS(2), A3 => WPS(3),
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DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPSO), DPRA3 => RPS(3),
WCLK => CLK, WE => WE );
xdram02: RAMD port nap ( D => DATAINO), DPO => DATAL(2),
AO => WPS(O), A1 => WPS(l), A2 =>WPS(2), A3 => WPS(3),
DPRAO => RPS(O), DPRA1 => RPS(l),DPRA2 => RPS(2), DPRA3
WCLK => CLK, WE => WE );
xdram03: RAMD port nap ( D => DATAIN(3), DPO => DATALO),
AO => WPS(O), A1 => WPS(l), A2 =>WPS(2), A3 => WPS(3),
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3
WCLK => CLK, WE => WE );
xdram04: RAMD port nap ( D => DATAIN(4), DPO => DATAL(4),
AO => WPS(O), A1 => WPS(l), A2 =>WPS(2), A3 => WPS(3),
DPRAO => RPS(O) , DPRA1 => RPS(l), DPRA2 => RPSO) , DPRA3
WCLK => CLK, WE => WE );

=> RPS(3),

=> RPSO),

=> RPSO),

xdram05: RAMD port nap ( D => DATAIN(5), DPO => DATALO),
AO => WPS(O), A1 => WPS(l), A2 =>
WPS12) , A3 => WPSO) ,
DPRAO => RPS(O), DPRA1 => RPS(l) ,
DPRA2 => RPSO) , DPRA3=>RPSO),
WCLK => CLK, WE => WE );
xdram06: RAMD port nap ( D => DATAIN(6), DPO => DATAL(6),
AO => WPS(O) , A1 => WPS(l) , A2 =>
WPSO) , A3 => WPSO) ,
DPRAO => RPS(O) , DPRA1 => RPS(l) ,
DPRA2 => RPSO) , DPRA3=>RPSO),
WCLK => CLK, WE => WE );
xdram07: RAMD port nap ( D => DATAIN(7), DPO => DATALO),
AO => WPS(O), A1 => WPS(l), A2 =>
WPSO) , A3 => WPSO) ,
DPRAO => RPS(O), DPRA1 => RPS(I) ,
DPRA2 => RPS(2) , DPRA3=>RPSO),
WCLK => CLK, WE => WE );
xdram08: RAMD port nap ( D => DATAIN(8), DPO => DATAH(O),
AO => WPS(O), A1 => WPS(l), A2 =>
WPSO) , A3 => WPSO),
DPRAO => RPS(0) , DPRA1 => RPS(l) ,
DPRA2 => RPSO) , DPRA3=>RPSO),
WCLK => CLK, WE => WE );
xdram09: RAMD port nap ( D => DATAIN(9), DPO => DATAHfl),
AO => WPS(O), A1 => WPS(l), A2 =>WPSO), A3 => WPSO),
DPRAO => RPS(O), DPRA1 => RPS(l), DPRA2 => RPSO) , DPRA3 => RPSO),
WCLK => CLK, WE => WE ) ;
xdramlO: RAMD port nap ( D => DATAIN(10), DPO => DATAHO),
AO => WPS(O), A1 => WPS(l) , A2 =>WPSO) , A3 => WPS(3),
DPRAO => RPS(O) , DPRA1 => RPS(l) ,DPRA2 => RPSO), DPRA3
WCLK => CLK, WE => WE );

=>RPSO),

xdramll: RAMD port nap ( D => DATAIN(11), DPO => DATAHO),
AO => WPS(O), A1 => WPS(l), A2 =>WPSO), A3 => WPS(3),
DPRAO => RPS(O) , DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3 => RPSO),
WCLK => CLK, WE => WE );
xdraml2: RAMD port nap ( D => DATAIN(12), DPO => DATAHO),
AO => WPS(Q) , A1 => WPS(l) , A2 =>WPSO) , A3 => WPS(3) ,
DPRAO => RPS(O), DPRA1 => RPS(l),DPRA2 => RPS(2), DPRA3
WCLK => CLK, WE => WE );

=> RPS(3),

xdraml3: RAMD port nap ( D => DATAIN(13), DPO => DATAH(S),
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AO => WPS(O), A1 => WPS(l), A2 =>WPS(2), A3 => WPS(3>,
DPRAO => RPS(0), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3
WCLK => CLK, WE => WE );
xdraml4: RAMD port map ( D => DATAIN(14), DPO => DATAH(6),
AO => WPS(O), A1 => WPS(l) , A2 =>WPS(2), A3 => WPSO) ,
DPRAO => RPS(0), DPRA1 => RPS(l), DPRA2 => RPS(2), DPRA3
WCLK => CLK, WE => WE );
xdraml5: RAMD port map ( D => DATAIN(15) , DPO => DATAHO) ,
AO => WPS(O) , A1 => WPS(l) , A2 =>WPSO) , A3 => WPSO) ,
DPRAO => RPS (0), DPRA1 => RPS(l) ,DPRA2 => RPSO) , DPRA3
WCLK => CLK, WE => WE );
xdramtag: RAMD port map ( D => WRITE16, DPO => TAG,
AO => WPS(O) , A1 => WPS(l) , A2 =>WPS(2) , A3 => WPSO) ,
DPRAO => RPS (0), DPRA1 => RPS(l), DPRA2 => RPS(2) , DPRA3
WCLK => CLK, WE => WE );

=> RPS(3),

=> RPS(3),

=> RPSO),

=> RPSO),

end behaviour,-

B.2.3.3 extfifo.vhd
— Include necessary libraries
library IEEE, GTECH;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use GTECH.GTECH_components.all;
— define sub-system ports
entity ext_fifo_control is
port(WDATA: in STD_LOGIC_VECTOR(7 downto 0);
RDATA: out STD_LOGIC_VECTOR(7 downto 0);
RAMADDR: out STD_LOGIC_VECTOR(16 downto 0);
RAMDATA: inout STD_LOGIC_VECTOR(7 downto 0);
RAMOE: out STD_LOGIC;
RAMWE: out STD_LOGIC;
FULL: buffer STD_LOGIC;
EMPTY: buffer STD_LOGIC;
CLK: in STD_LOGIC;
WRITE: in STD_LOGIC;
BUSY: out STD_LOGIC;
RESET: in STD_LOGIC;
READ: in STD_LOGIC;
READDONE: out STD_LOGIC );
end ext_fifo_control;
architecture behaviour of ext_fifo_control is
constant CYCLE1: STD_LOGIC := '1';
constant CYCLE2: STD_LOGIC := '0';
signal WPOINT: STD_LOGIC_VECTOR(16 downto 0) := "00000000000000000*;
signal RPOUTT: STD_LOGIC_VECTOR(16 downto 0) := *00000000000000000*;
signal FSIZE: STD_LOGIC_VECTOR(16 downto 0) := *00000000000000000*;
signal ClRAMOE: STD_LOGIC := '1' ;
signal C2RAMOE: STD_LOGIC := ‘1’;
signed C1RAMWE: STD_LOGIC := *1';
signal C2RAMWE: STD_LOGIC := ‘I';
signed RAMWRITE: STD_LOGIC_VECTOR(7 downto 0);
signal DATALINE: STD_LOGIC_VECTOR(7 downto 0);
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signal READDATA: STD_LOGIC_VECTOR(7 downto 0);
— signal TESTCOUOT: STD_LOGXC_VECTOR(7 downto 0);
signal TRICONTROL: STD_LOGIC := 'O';
signal RAMSTATE: STD_LOGIC := ’O';
signal STATE: STD_LOGIC_VECTOR(1 downto 0);
signal IRESET: STD_LOGIC;
begin
— note the use of many processes
—
this is to make simulation easier
— cycle 1, process 1
fifo_control_cyclel_l: process begin
wait until CLK'event and CLK=CYCLE1;
RAMWRITE <= WDATA;
end process;
— cycle 1, process 4
fifo_control_cyclel_4: process(IRESET,CLK)
begin
— during reset, set all signals
if (IRESET='1') then
READDONE <= '0';
C2RAMOE <= *1';
C2RAMWE <= ’1';
TRICONTROL <= ’1';
BUSY <= *1';
RAMSTATE <= '0';
WPOIOT <= (others => ’O');
RPOINT <= (others => ’O');
FSIZE <= (others => ‘O');
FULL <= ’0';
EMPTY <= ’1';
STATE <= ’'00*;
elsif( CLK’event and CLK=CYCLE1 ) then
— use signal bus to indicte our current write/read state
case STATE is
when ”00* =>
if (WRITE='1' and FULL='0') then
— write, fifo not full
READDONE <= ’O';
C2RAMOE <= ’1';
C2RAMWE <= ’O';
TRICONTROL <= ‘1';
BUSY <= ’0';
RAMSTATE <= ’0';
RAMADDR <= WPOINT;
WPOIOT <= WPOIOT + 1;
FSIZE <= FSIZE + 1;
— update full state
if (FSIZE=*11111111111110000') then

First Generation System Software Code

FPGA Hardware Description Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

IS6

University of Windsor

FULL <= '1';
else
FULL <= 'O';
end if;
EMPTY <= *0’;
STATE <= "00*;
elsif (READ='l' and EMPTY='0') Chen
— read, fifo not empty (stage 1)
READDONE <= '0' ;
C2RAM0E <= *1';
C2RAMWE <= >1';
TRICONTROL <= 'O';
BUSY <= ’1';
RAMSTATE <= '0';
RAMADDR <= RPOINT;
STATE <= "01”;
else
—

idle, do nothing
READDONE <= 'O';
C2RAMOE <= '1' ;
C2RAMWE <= *1';
TRICONTROL <= '1';
BUSY <= 'O';
RAMSTATE <= '0';
RAMADDR <= WPOINT;
STATE <= "00”;
end if;
when *01* =>

— read (stage 2)
READDONE <= '0';
C2RAMOE <= ’O';
C2RAMWE <= '1';
TRICONTROL <= 'O';
BUSY <= ’1' ;
RAMSTATE <= *1';
RAMADDR <= RPOINT;
STATE <= "10”;
when "10” =>
— read (stage 3)
READDONE <= *1';
C2RAMOE <= ’1';
C2RAMWE <= *1';
TRICONTROL <= 'O';
BUSY <= '1';
RAMSTATE <= '0';
RPOINT <= RPOINT + 1;
FSI2E <= FSIZE - 1;
RAMADDR <= RPOINT;
— update empty flag
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if (FSIZE='00000000000000001*) then
EMPTY <= ‘1';
else
EMPTY <= ’O';
end if;
FULL <= ’O';
RDATA <= READDATA;
STATE <= *00’;
when others =>
— unknown states handle to prevent instatiation of latches
READDONE <= ’O';
C2RAM0E <=
C2RAMWE <= ’1' ;
TRICONTROL <= ’1' ;
BUSY <= ’O';
RAMSTATE <= ’O';
RAMADDR <= WPOINT;
STATE <= "00’;
end case;
end if;
end process;
— state SRAM control signals for one phase
— cycle 2, process 1
fifo_control_cycle2_l: process begin
wait until CLK'event and CLK=CYCLE2;
C1RAMWE <= ’1';
if (RAMSTATE='l') then
C1RAMOE <= ’O';
else
C1RAMDE <= *1';
end if;
end process;
— stabalize reset signal
— cycle 2, process 2
fifo_control_cycle2_2: process begin
wait until CLK'event and CLK=CYCLE2;
IRESET <= RESET;
end process;
— Set SRAM control lines for other clock phase
— always process 1 (no clocking)
efc_always_l: process (CLK,C1RAM0E,C1RAMWE,C2RAMDE,C2RAMWE) begin
— set sram controls based on current cycle
case CLK is
when CYCLE1 =>
RAMGE <- CIRAZ'CE;
RAMWE <= C1RAMWE;
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when CYCLE2 =>
RAMOE <= C2RAM0E;
RAMWE <= C2RAMWE;
when others => NULL;
end case;
end process;
— always process 2 (no clocking)
efc_always_2: process (TRICOOTROL,RAMWRITE) begin
— set 8 tristates from one control line
— used to make tristate controls more implicit
if (TRICONTROL='1') then
DATALINE <= RAMWRITE;
else
DATALINE <= "ZZZZZZZZ';
end if;
end process;
— always process 5 (no clocking)
efc_always_5: process (DATALINE, RAMWRITE) begin
— used to make tristate controls more implicit
RAMDATA <= DATALINE;
end process;
— always process 6 (no clocking)
efc_always_6: process (RAMDATA) begin
— used to make tristate controls more implicit
READDATA <= RAMDATA;
end process;
end behaviour;

B.2.3.4 host.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity host_interface is
port(CLK: in STD_LOGIC;
COMMANDDATAOUT: buffer STD_LOGIC_VECTOR(10 downto 0);
COMMANDDATAVALID: out STD_LOGIC;
POP: out STD_L0GIC;
DATAIN: in STD_LOGIC_VECTOR(7 downto 0) ;
OKTOPOP: in STD_LOGIC;
POPDONE: in STD_L0GIC;
RECEIVEDATA: in STD_LOGIC;
RECEIVECLOCK: in STD_LOGIC;
RECEIVEDONE: in STD_LOGIC;
SENDDATA: out STD_LOGIC;
SENDCLOCK: in STD_LOGIC;
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REQUEST: in STD_LOGIC;
READY: out STD_LOGIC );
end host_inter£ace;
architecture behaviour of host_interface is
constant CYCLE1: STD_LOGIC := 'O';
constant CYCLE2: STD_LOGIC := ’1’;
constant READSTART: STD_LOGIC := 'O';
constant READEND: STD_LOGIC := *1';
signal READSIG: STD_LOGIC;
signal READYSIG: STD_LOGIC;
signal SENDCLOCKSIG: STD_LOGIC;
signal OLDSENDCLOCKSIG: STD_LOGIC;
signal RECEIVECLOCKSIG: STD_LOGIC;
signal OLDRECEIVECLOCKSIG: STD_LOGIC;
signal RECEIVEDATASIG: STD_LOGIC;
signal RECEIVEDONESIG: STD_LOGIC;
signal OLDRECEIVEDONESIG: STD_LOGIC;
signal DATAOUT: STD_LOGXC_VECTOR(7 downto 0);
begin
host_interface_clk2: process begin
wait until CLK'event and CLK=CYCLE2;
— send ready signal OUT
READY <= READYSIG;
— stabalize read signal
READSIG <= REQUEST;
— stabalize send clock signal
SENDCLOCKSIG <= SENDCLOCK;
— send dataout bit
SENDDATA <= DATAOUT(0);
— stabalize receive clock signal
RECEIVECLOCKSIG <= RECEIVECLOCK;
— stabalize receive data signal
RECEIVEDATASIG <= RECEIVEDATA;
— stabalize receive done signal
RECEIVEDONESIG <= RECEIVEDONE;
end process host_interface_clk2;
host_interface_clkl: process begin
wait until CLK'event and CLK=CYCLE1;
if (READSIG=READEND) then
— if READ at anytime is low, reset read mode
POP <= 'O';
READYSIG <= '0';
else
— read is set, whats the status of the pop?
if (READYSIG='0') then
— no pop occured in the last cycle
if (POPDONE='0') then
— the data wasn't available this cycle, try again if its ok
if (OKTOPOP='0') then

Ftrsl Generation System Software Code

FPGA Hardware Description Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

160

University o f Windsor

POP <= ‘1';
READYSIG <= '0';
else
POP <= ‘O';
READYSIG <= ‘O';
end if;
else
— data is available, get the data, setup the next state
POP <= >0';
DATAOUT <= DATAIN; — see below
READYSIG <= ‘1';
end if;
else
— if the pop was completed, do nothing to the signals
POP <= ‘O';
READYSIG <= *1’;
end if;
end if;
if (POPDONE='1') then
DATAOUT <= DATAIN;
elsif ( (not SENDCLOCKSIG)=OLDSENDCLOCKSIG and READYSIG='1') then
OLDSENDCLOCKSIG <= SENDCLOCKSIG;
if (SENDCLOCKSIG='1') then
DATAOUT(6 downto 0) <= DATAOUT(7 downto 1);
end if;
end if;
end process host_interface_clkl;
host_interface_receive: process begin
wait until CLK'event and CLK=CYCLE1;
if ( (not RECEIVECLOCKSIG)=OLDRECEIVECLOCKSIG) then
OLDRECEIVECLOCKSIG <= RECEIVECLOCKSIG;
if (RECEIVECLOCKSIG=’1') then
COMMANDDATAOUT(10) <= RECEIVEDATASIG;
COMMANDDATAOUT(9 downto 0) <= COMMANDDATAOUT(10 downto 1);
end if;
end if;
if ( (not RECEIVEDONESIG)=OLDRECEIVEDONESIG) then
OLDRECEIVEDONESIG <= RECEIVEDONESIG;
if (RECEIVEDONESIG='1') then
CQMMANDDATAVALID <= ‘1';
else
CCMMANDDATAVALID <= ‘O';
end if;
else
CCaiMANDDATAVALID <= ‘ O ' ;

end if;
end process host_interface_receive;
end behaviour;
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B.2.4

Video Processor VHDL Code

B.2.4.1 minmax.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity camera_interface is
port(CLK: in STD_L0GIC;
CAMERADATA: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(15 downto 0);
OUTDATA16: out STD_LOGIC;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
COMMANDDATA: in STD_LOGIC_VECTOR(10 downto 0)
COMMANDDATAVALID: in STD_L0GIC;
CAPTUREON: in STD_LOGIC;
PUSH: out STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end camera_interface;
architecture behaviour of camera_interface is
constant CYCLE1: STD_LOGIC := ’In
constant CYCLE2: STD_LOGIC := 'O';
signal LVALSIG: STD_LOGIC;
signal OLDLVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal OLDNEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal DELAYCOUNT: STD_LOGIC_VECTOR(2 downto 0)
signal STOP: STD_L0GIC;
signal PIXELPROC: STD_LOGIC;
signal COMPPROC: STD_LOGIC;
signal FIRSTPIXEL: STD_LOGIC;
signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIGNED(7 downto 0);

:=

"

000”

;

signal
signal
signal
signal
signal

COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) :■
COMFVALUE: STD_LOGIC_VECTOR(7 downto 0)
COMPCHANGE: STD_LOGIC;
COMPINIT: STD_LOGIC;
COMPREPEAT: STD_LOGIC;

signal
signal
signal
signal
signal
signal
signal
begin

SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) := * 0 0 0 ” ;
SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0) : = " 0 0 0 0 0 0 ” ;
SYNCED: STD_LOGIC;
MAXTHRES: UNSIGNED(7 downto 0);
MIOTHRES: UNSIGNED(7 downto 0);
BACKGROUND: UNSIGNED(7 downto 0);
LASTBAD: STD_LOGIC;
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— stabalize incoming signals
camera_stabalize: process begin
wait until CLK'event and CLK=CYCLE1;
PIXEL1 <= CAMERADATA;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
OLDLVALSIG <= LVALSIG;
— delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then
DELAYCOUNT <= "000*;
else
if (DELAYCOUNT < “100") then
DELAYCOUNT <= DELAYCOUNT + 1;
NEWLVALSIG <= LVALSIG;
end if;
end if;
end process;
— when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
if (OKTOPUSH='1' and CAPTUREON='1') then
STOP <= ‘1\elsif (CAPTUREON='0') then
STOP <= ‘O';
end if;
end process;
— generate a signal for the next process to indicate if we should process the
— next pixel
camera_setpixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;
if (PVALSIG='1' and NEWLVALSIG='1' and STOP='0' and CAPTUREON='1') then
PIXELPROC <= ‘1’;
PIXEL2 <= PIXELl;
if (OLDNEWLVALSIG='0') then
FIRSTPIXEL <= ‘1';
else
FIRSTPIXEL <= ‘O';
end if;
else
PIXELPROC <= 10';
FIRSTPIXEL <= ‘O';
end if;
end process;
— process the pixel
camera_pixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
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if (PIXELPROC='1') then

—
—

—

—

COMPPROC <= ’1';
if (FIRSTPIXEL='0') then
COMPINIT <= 'O';
is the pixel in the proper range
if ( (PIXEL2 >= MAXTHRES) or (PIXEL2 <= MINTHRES) ) then
this pixel is a defect
COMPCHANGE <= ’1';
LASTBAD <= ’1';
LAST <= CONV_SIGNED(PIXEL2,9) ;
else
no defect, send the background
COMPCHANGE <= LASTBAD;
LASTBAD <= ’0';
LAST <= CONV_SIGNED(BACKGROUND,9);
end if;
else
first pixel, initialize compressor
COMPINIT <= ’1';
COMPCHANGE <= ’O';
LASTBAD <= LASTBAD;
LAST <= CONV_SIGNED(BACKGROUND,9);
end if;

else
— no pixel to process, make sure the RLE compressor does nothing too
COMPINIT <= ‘O';
COMPPROC <= 10';
COMPCHANGE <= ’O';
LASTBAD <= LASTBAD;
LAST <= CONV_SIGNED(BACKGROUND,9);
end if;
end process;
— RLE compressor
camera_compressor: process begin
wait until CLK'event and CLK=CYCLE1;
— wait for 6 inactive cycles before flushing the RLE codes
if (SYNCCOUNT="110' and SYNCED='0') then
SYNCCOUNT <= SYNCCOUNT + 1;
OUTDATA(15 downto 8) <= COMPVALUE;
PUSH <= ’1';
COMPCOUNT <= "00000001*;
COMPREPEAT <= ’O';
OUTDATA(7 downto 0) <= COMPCOUNT;
if (COMPREPEAT='1') then
OUTDATA16 <= ’O';
else
OUTDATA16 <= ’1’;
end if;
SYNCED <= ‘0';
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elsif {COMPPROC*'1') then
— pixel to process, reset synchronization counter
SYNCCOUNT <= (others => '0');
0UTDATA(15 downto 8) <= COMFVALUE;
— Check if repeat count is over 254, use special coitmand code
if ( (COMPCHANGE*’0’ ) and (COMPCOUNT**11111110*) ) then
PUSH <= '1';
COMPCOUNT <= "00000001*;
COMPREPEAT <= '1';
OUTDATA(7 downto 0) <= *11111111*;
if (COMPREPEAT*'1') then
OUTDATA16 <= 'O’;
else
OUTDATA16 <= '1';
end if;
elsif ( COMPCHANGE='1') then
— Single pixel, flush it immediately
PUSH <= '1';
COMPCOUNT <= "00000001*;
COMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
COMPREPEAT <= 'O';
OUTDATA(7 downto 0) <= COMPCOUNT;
if (COMPREPEAT='1') then
OUTDATA16 <= 'O';
else
OUTDATA16 <= '1';
end if;
elsif ( COMPINIT*'1') then
— Initialize compressor
PUSH <= 'O’;
COMPCOUNT <= "00000001*;
COMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
COMPREPEAT <= 'O’;
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; — does not matter
else
— Update repeat counter
COMPCOUNT <= COMPCOUNT + 1;
PUSH <= '0';
COMPREPEAT <= COMPREPEAT;
OUTDATA17 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; — does not matter
end if;
SYNCED <= ’0’;
else
— setup output for synchronization code
OUTDATA <= "0000000000000000*;
COMPREPEAT <= COMPREPEAT;
if (CAPTUREON*'0') then
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— if capture not on, reset varaibles
SYNCNUMBER <= (others => 'O’);
PUSH <= ’0’;
OUTDATA16 <= ‘O';
SYNCED <= ’1' ;
SYNCCOUNT <= (others => ‘O');
else
SYNCCOUNT <= SYNCCOUNT + 1;
— on 7th cycle of inactivity and 2nd line or 64
— output synchronization signal
if (SYNCCOUNr=’lll* and SYNCED='0') then
SYNCNUMBER <= SYNCNUMBER + 1;
if (SYNCNUMBER=*000010*) then
PUSH <= ’1';
else
PUSH <= ‘O';
end if;
OUTDATA16 <= ’1';
SYNCED <= '1';
else
PUSH <= ’0';
OUTDATA16 <= ‘O';
SYNCED <= SYNCED;
end if;
end if;
end if;
end process;
— move programmable parameters into proper variables
— do it bit by bit since they are different types with no
— proper conversion available
camera_parameters: process begin
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID='l') then
if (COMMANDDATAdO downto 8) =*000') then
BACKGROUND(7) <= COMMANDDATA(7);
BACKGROUND(6) <= COMMANDDATA(6);
BACKGROUND(5) <= COMMANDDATA(S);
BACKGROUND(4) <= COMMANDDATA(4);
BACKGROUND(3) <= COMMANDDATA(3);
BACKGROUND(2) <= COMMANDDATA(2);
BACKGROUND(1) <= COMMANDDATA(1);
BACKGROUND(0) <= COMMANDDATA(0);
elsif (COMMANDDATAdO downto 8) =*001”) then
MAXTHRES(7) <= COMMANDDATA(7);
MAXTHRES(6) <= COMMANDDATA(6);
MAXTHRES(5) <= COMMANDDATA(5);
MAXTHRES(4) <= CCMMANDDATA(4);
MAXTHRES(3) <= CQMMANDDATA(3);
MAXTHRES(2) <= CCWMANDDATA(2);
MAXTHRESd'
CCMiANDDATA,l' ■
MAXTHRES(O) <= CCWMANDDATA{0);
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elsif (COMMANDDATAdO downto 8)='010') then
MINTHRES(7) <= COMMANDDATA(7)
MINTHRES(6) <= COMMANDDATA (6)
MUTTHRES(5) <= COMMANDDATA(5)
MINTHRES(4) <= COMMANDDATA(4)
MH-1THRES (3) <= COMMANDDATA(3)
MINTHRES(2) <= COMMANDDATA (2)
MINTHRES(l) <= COMMANDDATA (1)
MIOTHRESd)) <= COMMANDDATA(0)
end if;
end if;
end process;
end behaviour;

B.2.4.2 range.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— Define sub-system ports
entity camera_interface is
port(CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(15 downto 0);
OUTDATA16: out STD_LOGIC;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
COMMANDDATA: in STD_LOGIC_VECTOR(10 downto 0);
COMMANDDATAVALID: in STD_LOGIC;
CAPTUREON: in STD_LOGIC;
PUSH: out STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end camera_interface;
architecture behaviour of camera_interface is
constant CYCLE1: STD_LOGIC := ‘1';
constant CYCLE2: STD_LOGIC := ‘O';
signal LVALSIG: STD_LOGIC;
signal OLDLVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal OLDNEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal DELAYCOUNT: STD_LOGIC_VECTOR(2 downto 0) := ”000';
signal STOP: STD_LOGIC;
signal PIXELPROC: STD_LOGIC;
signal COMPPROC: STD_LOGIC;
signal FIRSTPIXEL: STD_LOGIC;
signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIOlED(7 downto 0) ;
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signal
signal
signal
signal
signal

COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) := ”00000000';
COMPVALUE: STD_LOGIC_VECTOR(7 downto 0) := ”00000000';
COMPCHANGE: STD_LOGIC;
COMPINIT: STD_LOGIC;
COMPREPEAT: STD_L0GIC;

signal
signal
signal
signal
signal
signal
signal
begin

SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) := ”000';
SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0) := ”000000';
SYNCED: STD_LOGIC;
MAXVALUE: UNSIGNED(7 downto 0);
MINVALUE: UNSIGNED(7 downto 0);
BACKGROUND: UNSIGNED(7 downto 0);
LASTBAD: STD_LOGIC;

— stabalize incoming signals
camera_stabalize: process begin
wait until CLK'event and CLK=CYCLE1;
PIXEL1 <= CAMERADATA;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
OLDLVALSIG <= LVALSIG;
— delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then
DELAYCOUNT <= ”000';
else
if (DELAYCOUNT < "100”) then
DELAYCOUNT <= DELAYCOUNT + 1;
NEWLVALSIG <= LVALSIG;
end if;
end if;
end process;
— when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
if (OKTOPUSH='1' and CAPTUREON='1') then
STOP <= ’1';
elsif (CAPTUREON='0') then
STOP <= >0';
end if;
end process;
— generate a signal for the next process to indicate if we should process the
— next pixel
camera_setpixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;
if (PVALSIG='l' and NEWLVALSIG='l' and STOP='0' and CAPTUREON='l') then
PIXELPROC <= *1';
PIXEL2 <= PIXEL1;
if (OLDNEWLVALSIG^ ’G'} tlien
FIRSTPIXEL <= *1';
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else
FIRSTPIXEL <= 'O';
end if;
else
PIXELPROC <= 'O';
FIRSTPIXEL <= 'O';
end if;
end process;
— process the pixel
camera_pixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
if (PIXELPROC='1') then

—
—
—

—

—

COMPPROC <= '1';
if (FIRSTPIXEL='0') then
COMPINIT <= 'O';
is the pixel in the proper range
similar to maxmin, but signs are different
if ( (PIXEL2 <= MAXVALUE) and (PIXEL2 >= MINVALUE) ) then
this pixel is a defect
COMPCHANGE <= '1';
LASTBAD <= ‘1' ;
LAST <= CONV_SIGNED(PIXEL2,9);
else
no defect, send the background
COMPCHANGE <= LASTBAD;
LASTBAD <= '0';
LAST <= CONV_SIGNED(BACKGROUND,9);
end if;
else
first pixel, initialise compressor
COMPINIT <= '1';
COMPCHANGE <= 'O';
LASTBAD <= LASTBAD;
LAST <= CONV_SIGNED(BACKGROUND, 9) ;
end if;

else
— no pixel to process, make sure the RLE compressor does nothing too
COMPINIT <= 'O';
COMPPROC <= 'O';
COMPCHANGE <= 'O';
LASTBAD <= LASTBAD;
LAST <= CONV_SIGNED(BACKGROUND,9) ;
end if;
end process;
— RLE compressor
camera_compressor: process begin
wait until CLK’event and CLK=CYCLE1;
— wait for 6 inactive cycles before flushing the RLE codes
if (SVMCCOLirr-"IIO" and SYNCED^'0''
SYNCCOUNT <= SYNCCOUNT + 1;
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OUTDATA(15 downto 8) <= COMPVALUE;
PUSH <= '1*;
COMPCOUNT <= "00000001*;
COMPREPEAT <= 'O';
OUTDATA(7 downto 0) <= COMPCOUNT;
if (COMPREPEAT='1') then
OUTDATA16 <= ‘O';
else
OUTDATA16 <= ‘1';
end if;
SYNCED <= ‘0 ’;
elsif (COMPPROC='1') then
— pixel to process, reset synchronization counter
SYNCCOUNT <= (others => ‘O');
OUTDATA(15 downto 8) <= COMPVALUE;
— Check if repeat count is over 254, use special command code
if ( (COMPCHANGE=' 0' ) and (COMPCOUNT='11111HO’) ) then
PUSH <= ‘1*;
COMPCOUNT <= “00000001*;
COMPREPEAT <= ’1';
OUTDATA(7 downto 0) <= "11111111*;
if (CCMPREPEAT='1') then
OUTDATA16 <= ‘O';
else
OUTDATA16 <= ‘1’;
end if;
elsif ( COMPCHANGE=’1') then
— Single pixel, flush it immediately
PUSH <= ‘1';
COMPCOUNT <= "00000001*;
COMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
COMPREPEAT <= ’O';
0UTDATA(7 downto 0) <= COMPCOUNT;
if (COMPREPEAT='1’) then
OUTDATA16 <= ‘O';
else
OUTDATA16 <= ’1';
end if;
elsif ( COMPINIT='1') then
— Initialize compressor
PUSH <= ’0' ,COMPCOUNT <= "00000001*;
COMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
COMPREPEAT <= ‘O';
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= ‘O'; — does not matter
else
— Update repeat counter
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COMPCOUNT <= COMPCOUNT + 1;
PUSH <= '0';
COMPREPEAT <= COMPREPEAT;
OUTDATA17 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; — does not matter
end if;
SYNCED <= '0' ;
else
— setup output for synchronization code
OUTDATA <= "0000000000000000";
COMPREPEAT <= COMPREPEAT;
if (CAPTUREON='0') then
— if capture not on, reset varaibles
SYNCNUMBER <= (others => '0');
PUSH <= ’O';
OUTDATA16 <= 'O';
SYNCED <= '1';
SYNCCOUNT <= (others => ’O');
else
SYNCCOUNT <= SYNCCOUNT + 1;
— on 7th cycle of inactivity and 2nd line or 64
— output synchronization signal
if (SYNCCOUNT='lll* and SYNCED='0'( then
SYNCNUMBER <= SYNCNUMBER + 1;
if (SYNCNUMBER='000010*) then
PUSH <= *1';
else
PUSH <= 'O';
end if;
OUTDATA16 <= *1';
SYNCED <= '1';
else
PUSH <= 'O';
OUTDATA16 <= ‘O';
SYNCED <= SYNCED;
end if;
end if;
end if;
end process;
— move programmable parameters into proper variables
— do it bit by bit since they are different types with no
— proper conversion available
camera_parameters: process begin
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID='1') then
if (COMMANDDATAdO downto 8)=*000") then
BACKGROUND (7} <= CCiiMANDDArn(7);
BACKGROUND(6) <= COMMANDDATA(6);
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BACKGROUND(5) <= COMMANDDATA)5)
BACKGROUND(4) <= COMMANDDATA(4)
BACKGROUND(3) <= COMMANDDATA(3)
BACKGROUND(2) <= COMMANDDATA(2)
BACKGROUND(1) <= COMMANDDATA (1)
BACKGROUND(0) <= COMMANDDATA(0)
elsif (COMMANDDATAdO downto 8)='001’) then
MAXVALUE(7) <= COMMANDDATA(7);
MAXVALUE(6) <= COMMANDDATA(6)
MAXVALUE(S) <= COMMANDDATA(5)
MAXVALUE(4) <= COMMANDDATA(4)
MAXVALUE(3) <= COMMANDDATA(3)
MAXVALUE(2) <= COMMANDDATA(2)
MAXVALUE(l) <= COMMANDDATA(1)
MAXVALUE(O) <= COMMANDDATA(0);
elsif (COMMANDDATAdO downto 8)="010") then
MINVALUE17) <= COMMANDDATA(7);
MINVALUE(6) <= COMMANDDATA(6)
MINVALUE(5) <= COMMANDDATA(5)
MINVALUE(4) <= COMMANDDATA(4)
MINVALUE(3) <= COMMANDDATA(3)
MINVALUE!2) <= COMMANDDATA!2)
MINVALUE(1) <= COMMANDDATAd)
MINVALUE(0) <= COMMANDDATA(0)
end if;
end if;
end process;
end behaviour;

B.2.4.3 threshold.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— Define sub-system ports
entity camera_interface is
port(CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(15 downto 0);
OUTDATA16: out STD_LOGIC;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
COMMANDDATA: in STD_LOGIC_VECTOR(10 downto 0);
CQMMANDDATAVALID: in STD_LOGIC;
CAPTUREON: in STD_LOGIC;
PUSH: out STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end camerct_interface;
architecture behaviour of camera_interface is
constant CYCLE1: STD_LOGIC := *1';
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constant CYCLE2: STD_LOGIC := 'O’;
signal LVALSIG: STD_LOGIC;
signal OLDLVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal OLDNEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal DELAYCOUNT: STD_LOGIC_VECTOR(2 downto 0) := "000";
signal STOP: STD_LOGIC;
signal PIXELPROC: STD_LOGIC;
signal COMPPROC: STD_LOGIC;
signal FIRSTPIXEL: STD_LOGIC;
signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIGNED(7 downto 0);
signal
signal
signal
signal
signal

COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) := "00000000"
COMPVALUE: STD_LOGIC_VECTOR(7 downto 0) := ”00000000"
COMPCHANGE: STD_LOGIC;
COMPINIT: STD_LOGIC;
COMPREPEAT: STD_LOGIC;

signal
signal
signal
signal
begin

SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) := "000";
SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0) := "000000";
SYNCED: STD_LOGIC;
THRES: UNSIGNED(7 downto 0);

— stabalize incoming signals
camera_stabalize: process begin
wait until CLK'event and CLK=CYCLE1;
PIXEL1 <= CAMERADATA;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
OLDLVALSIG <= LVALSIG;
— delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then
DELAYCOUNT <= "000";
else
if (DELAYCOUNT < "100") then
DELAYCOUNT <= DELAYCOUNT + 1;
NEWLVALSIG <= LVALSIG;
end if;
end if;
end process;
— when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
if (OKTOPUSH='1' and CAPTUREON='l') then
STOP <= *1';
elsif (CAPTUREON='0') then
STOP <= 'O';
end if;
end process;
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— generate a signal for the next process to indicate if we should process the
— next pixel
camera_setpixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;
if (PVALSIG='1’ and NEWLVALSIG='l' and STOP='0' and CAPTURE0N='1’) then
PIXELPROC <= *1';
PIXEL2 <= PIXEL1;
if (OLDNEWLVALSIG='01) then
FIRSTPIXEL <= '1';
else
FIRSTPIXEL <= ’O';
end if;
else
PIXELPROC <= 'O';
FIRSTPIXEL <= 'O';
end if;
end process;
— process the pixel
camera_pixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
if (PIXELPROC=’1') then
COMPPROC <= *1';
LAST <= CONV_SIGNED(PIXEL2,9) ;
if (FIRSTPIXEL='0') then
COMPINIT <= 'O';
if ( ABS ( LAST - PIXEL2 ) >= THRES ) then
— this pixel is a defect
COMPCHANGE <= ’1';
else
— no defect, send the background
COMPCHANGE <= ’O';
end if;
else
— first pixel, initialize compressor
COMPINIT <= '1';
COMPCHANGE <= 'O';
end if;
else
— no pixel to process, make sure the RLE compressor does nothing too
COMPINIT <= ’O';
COMPPROC <= ’O';
COMPCHANGE <= ’O’;
end if;
end process;
— RLE compressor
camera_compressor: process begin
wait until CLK'event and CLK=CYCLEi;
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— wait for 6 inactive cycles before flushing the RLE codes
if (SYNCCOUNT='110' and SYNCED='0M then
SYNCCOUNT <= SYNCCOUNT + 1;
0UTDATA(15 downto 8) <= COMPVALUE;
PUSH <= '1';
CQMPCOUNT <= "00000001';
COMPREPEAT <= 'O';
OUTDATA(7 downto 0) <= COMPCOUNT;
if (COMPREPEAT='1') then
OUTDATA16 <= 'O';
else
OUTDATA16 <= *1';
end if;
SYNCED <= 'O';
elsif (COMPPROC='1') then
— pixel to process, reset synchronization counter
SYNCCOUNT <= (others => '0');
OUTDATA(15 downto 8) <= COMPVALUE;
— Check if repeat count is over 254, use special command code
if ( (COMPCHANGE='0' ) and (COMPCOUNT=”11111110') ) then
PUSH <= '1';
COMPCOUNT <= ”00000001';
COMPREPEAT <= ’1';
OUTDATA(7 downto 0) <= *11111111';
if (COMPREPEAT='1') then
OUTDATA16 <= 'O';
else
OUTDATA16 <= ’1';
end if;
elsif ( COMPCHANGE='1') then
— Single pixel, flush it immediately
PUSH <= '1';
COMPCOUNT <= ”00000001';
COMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
COMPREPEAT <= 'O';
OUTDATA(7 downto 0) <= COMPCOUNT;
if (COMPREPEAT='1’) then
OUTDATA16 <= 'O';
else
OUTDATA16 <= ’1';
end if;
elsif ( COMPINIT='l') then
— Initialize compressor
PUSH <= 'O';
CO4PC0UNT <= ”00000001';
CCMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
CCWPREPEAT <= 'O';
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= "O'; — does not matter
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else
— Update repeat counter
COMPCOUNT <= COMPCOUNT + 1;
PUSH <= '0';
COMPREPEAT <= COMPREPEAT;
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; — does not matter
end if;
SYNCED <= '0';
else
— setup output for synchronization code
OUTDATA <= "0000000000000000";
COMPREPEAT <= COMPREPEAT;
if (CAPTUREON='0') then
— if capture not on, reset varaibles
SYNCNUMBER <= (others => '0');
PUSH <= *0' ;
OUTDATA16 <= 'O';
SYNCED <= '1';
SYNCCOUNT <= (others => ’O');
else
SYNCCOUNT <= SYNCCOUNT + 1;
— on 7th cycle of inactivity and 2nd line or 64
— output synchronization signal
if (SYNCCOUNT=*lll* and SYNCED='0') then
SYNCNUMBER <= SYNCNUMBER +• 1;
if (SYNCNUMBER=*000010") then
PUSH <= *1';
else
PUSH <= ’O';
end if;
OUTDATA16 <= *1';
SYNCED <= ’1';
else
PUSH <= ‘O';
OUTDATA16 <= ’O';
SYNCED <= SYNCED;
end if;
end if;
end if;
end process;
— move programmable parameters into proper variables
— do it bit by bit since they are different types with no
— proper conversion available
camera_parameters: process begin
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID= ’1') then
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if (COMMANDDATAdO downto 8) ='000') then
THRESH) <= COMMANDDATA(7) ;
THRES(6) <= COMMANDDATA(6);
THRES(5) <= COMMANDDATA(5) ;
THRESI4) <= COMMANDDA.TA(4) ;
THRESH) <= COMMANDDATA(3);
THRESH) <= COMMANDDATA(2) ;
THRES(l) <= COMMANDDATA(l);
THRES(O) <= COMMANDDATA(O);
end if;
end if;
end process;
end behaviour;

B.2.4.4 deltatracker.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity camera_interface is
port(CLK: in STD_LOGIC;
CAMERADATA: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(15 downto 0);
OUTDATA16: out STD_LOGIC;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
COMMANDDATA: in STD_LOGIC_VECTOR(10 downto 0);
COMMANDDATAVALID: in STD_LOGIC;
CAPTUREON: in STD_LOGIC;
PUSH: out STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end camera_interface;
architecture behaviour of camera_interface is
constant CYCLE1: STD_LOGIC := 1Idconstant CYCLE2: STD_LOGIC := '0';
signal LVALSIG: STD_LOGIC;
signal OLDLVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal OLDNEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal DELAYCOUNT: STD_LOGIC_VECTOR(2 downto 0) := *000';
signal STOP: STD_LOGIC;
signal PIXELPROC: STD_LOGIC;
signal COMPPROC: STD_LOGIC;
signal FIRSTPIXEL: STD_LOGIC;
signal LAST: SIGNED(8 downto 0);
signal PIXEL1: UNSIGNED(7 downto 0);
signal PIXEL2: UNSIGNED(7 downto 0);
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signal
signal
signal
signal
signal

COMPCOUNT: STD_LOGIC_VECTOR(7 downto 0) := *00000000*;
COMPVALUE: STD_LOGIC_VECTOR(7 downto 0) := *00000000*;
COMPCHANGE: STD_LOGIC;
COMPINIT: STD_L0GIC;
COMPREPEAT: STD_LOGIC;

signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
begin

SYNCCOUNT: STD_LOGIC_VECTOR(2 downto 0) := *000";
SYNCNUMBER: STD_LOGIC_VECTOR(5 downto 0) := *000000";
SYNCED: STD_LOGIC;
THRES: UNSIGNED(7 downto ObBACKGROUND: UNSIGNED(7 downto 0);
LASTBAD: STD_LOGIC;
BACKVAL: UNSIGNED(7 downto 0) ;
BACKCOMP: UNSIGNED(7 downto ObLOWC: UNSIGNED(3 downto 0) ;
LOWCBW: UNSIGNED(3 downto 0);
BACKPROC: STD_LOGIC;

— stabalize incoming signals
camera_stabalize: process begin
wait until CLK'event and CLK=CYCLE1;
PIXEL1 <= CAMERADATA;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
OLDLVALSIG <= LVALSIG;
— delay line valid for 7 pixel cycles
if ( not (OLDLVALSIG = LVALSIG) ) then
DELAYCOUNT <= "000";
else
if (DELAYCOUNT < ”100*) then
DELAYCOUNT <= DELAYCOUNT + 1;
NEWLVALSIG <= LVALSIG;
end if;
end if;
end process;
— when FIFO is full we have to stop immediately
camera_stop: process begin
wait until CLK'event and CLK=CYCLE1;
if (OKTOPUSH='l' and CAPTUREON='1’) then
STOP <= ‘1’;
elsif (CAPTUREON='0'1 then
STOP <= ’O';
end if;
end process;
— generate a signal for the next process to indicate if we should process the
— next pixel
camera_setpixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
OLDNEWLVALSIG <= NEWLVALSIG;

if (PVALSIG='l’ and NEWLVALSIG='l’ and STOP='0' and CAPTUREON='l') then
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PIXELPROC <= '1';
PIXEL2 <= PIXEL1;
if (OLDNEWLVALSIG='0') then
FIRSTPIXEL <= *1';
else
FIRSTPIXEL <= ’O';
end if;
else
PIXELPROC <= ’O';
FIRSTPIXEL <= ‘O';
end if;
end process;
— process the pixel
camera_pixelproc: process begin
wait until CLK'event and CLK=CYCLE1;
if (PIXELPROC='1') then
BACKVAL <= PIXEL2;
COMPPROC <= ’1’;
if (FIRSTPIXEL='0') then
COMPINIT <= ’O';
— does the slope exceed the programmable threshold
if ( (PIXEL2 >= (BACKCOMP+THRES)) or (PIXEL2 <= (BACKCOMP-THRES)) )
then
— this pixel is a defect
COMPCHANGE <= ’1';
LASTBAD <= ’1';
BACKPROC <= ’O';
LAST <= CONV_SIGNED(PIXEL2,9);
else
— no defect, send the background
COMPCHANGE <= LASTBAD;
LASTBAD <= ‘O’;
BACKPROC <= ’1';
LAST <= CONV_SIGNED(BACKGROUND,9);
end if;
else
— first pixel, initialize compressor and deltatracker
COMPIOTT <= ’1';
CCMPCHANGE <= ’O';
LASTBAD <= LASTBAD;
BACKPROC <= ‘O';
LAST <= CONV_SIGNED(BACKGROUND,9) ;
end if;
else
— no pixel to process, make sure the RLE compressor does nothing too
CCMPINIT <= ‘O';
COMPPROC <= ‘0’;
CCMPCHANGE <= ’0’;
LASTBAD <= LASTBAD;
BACKPROC <= ’O';
LAST <= CONV_SIGNED(BACKGROUND,9);
end if;
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end process;
— process deltatracker variables
camera_backproc: process begin
wait until CLK'event and CLK=CYCLE1;
if (BACKPROC = *1') then
— process background
if (BACKVAL > BACKCOMP) then
if (LOWC = LOWCBW) then
— increment background
LCWC <= (others => ‘O');
if (not (BACKCOMP = 255)) then
BACKCOMP <= BACKCOMP + 1;
end if;
else
LOWC <= LOWC + 1;
end if;
elsif (BACKVAL < BACKCOMP) then
if (LOWC = 0) then
— decrement background
LOWC <= LOWCBW;
if (not (BACKCOMP =0)) then
BACKCOMP <= BACKCOMP - 1;
end if;
else
LOWC <= LOWC - 1;
end if;
end if;
elsif (FIRSTPIXEL='1') then
LOWC <= (others => *0') ;
BACKCOMP <= PIXEL2;
end if;
end process;
— RLE compressor
camera_compressor: process begin
wait until CLK'event and CLK=CYCLE1;
— wait for 6 inactive cycles before flushing the RLE codes
if (SYNCCOUNT=*110 * and SYNCED='0') then
SYNCCOUNT <= SYNCCOUNT + 1;
OUTDATA115 downto 8) <= COMPVALUE;
PUSH <= '1' ;
COMPCOUNT <= ’'00000001*;
COMPREPEAT <= ‘O';
OUTDATA(7 downto 0) <= COMPCOUNT;
if (COMPREPEAT='1') then
OUTDATA16 <= ‘O';
else
OUTDATA16 <= '1';
end if;
SYNCED <= '0';
elsif (COMPPROC='1') then
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— pixel to process, reset synchronization counter
SYNCCOUNT <= (others => '0');
OUTDATA(15 downto 8) <= COMPVALUE;
— Check if repeat count is over 254, use special command code
if ( (COMPCHANGE®’0' ) and (COMPCOUNT®'11111110') ) then
PUSH <= '1';
COMPCOUNT <= ”00000001';
COMPREPEAT <= *1';
OUTDATA(7 downto 0) <= ”11111111';
if (COMPREPEAT='1') then
OUTDATA16 <= ‘O';
else
OUTDATA16 <= '1';
end if;
elsif ( COMPCHANGE='1') then
— Single pixel, flush it immediately
PUSH <= '1';
COMPCOUNT <= ”00000001';
COMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
COMPREPEAT <= 'O’;
OUTDATA17 downto 0) <= COMPCOUNT;
if (COMPREPEAT®'1') then
OUTDATA16 <= ‘O';
else
OUTDATA16 <= '1';
end if;
elsif ( COMPINIT®'1') then
— Initialize compressor
PUSH <= ’0';
COMPCOUNT <= ”00000001';
COMPVALUE <= CONV_STD_LOGIC_VECTOR(LAST,8);
COMPREPEAT <= 'O';
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; — does not matter
else
— Update repeat counter
COMPCOUNT <= COMPCOUNT + 1;
PUSH <= 'O';
COMPREPEAT <= COMPREPEAT;
OUTDATA(7 downto 0) <= COMPCOUNT;
OUTDATA16 <= 'O'; — does not matter
end if;
SYNCED <= 'O';
else
— setup output for synchronization code
OUTDATA <= ”0000000000000000';
COMPREPEAT <= COMPREPEAT;
if (CAFTUEEuN®’0 ' ) then
— if capture not on, reset varaibles
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SYNCNUMBER <= (others => ’O');
PUSH <= ’O';
OUTDATA16 <= ’O';
SYNCED <= *1';
SYNCCOUNT <= (others => ’O');
else
SYNCCOUNT <= SYNCCOUNT + 1;
— on 7th cycle of inactivity and 2nd line or 64
— output synchronization signal
if (SYNCCOUNT='lll" and SYNCED='0') then
SYNCNUMBER <= SYNCNUMBER + 1;
if (SYNCNUMBER=*000010") then
PUSH <= ’1';
else
PUSH <= ’O';
end if;
OUTDATA16 <= ’1';
SYNCED <= ’1' ;
else
PUSH <= ’O';
OUTDATA16 <= ’O';
SYNCED <= SYNCED;
end if;
end if;
end if;
end process;
— move programmable parameters into proper variables
— do it bit by bit since they are different types with no
— proper conversion available
camera_parameters: process begin
wait until CLK'event and CLK=CYCLE1;
if (COMMANDDATAVALID='1') then
if (COMMANDDATA110 downto 8)="000") then
BACKGROUND(7) <= COMMANDDATA (7);
BACKGROUND(6) <= COMMANDDATA(6);
BACKGROUND(5) <= C0MMANDDATA(5) ;
BACKGROUND(4) <= COMMANDDATA(4);
BACKGROUND(3) <= COMMANDDATA(3) ;
BACKGROUND(2) <= COMMANDDATA(2) ;
BACKGROUND(1) <= COMMANDDATA (1);
BACKGROUND(0) <= COMMANDDATA (0) ;
elsif (COMMANDDATA(10 downto 8)="001") then
THRES(7) <= COMMANDDATA(7);
THRES(6) <= COMMANDDATA(6);
THRES(5) <= CCMMANDDATA(5);
THRES(4) <= CCMMANDDATA(4);
THRESH) <= COMMANDDATA(3) ;
THRES(2) <= COMMANDDATA(2);
THRES (i) <= COMMANDDATAd) ;
THRES(0) <= COMMANDDATA(O);
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elsif (COMMANDDATA(10 downto 8)='010') then
LOWCBWO) <= COMMANDDATA(3) ;
LOWCBW(2) <= COMMANDDATA(2);
LOWCBW(l) <= COMMANDDATA(1);
LCWCBW(O) <= COMMANDDATA(O);
end if;
end if;
end process;
end behaviour;
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B.3

PC Host Software Code

B.3.1

Makefile

The makefile or project files describe the how all the source code modules connect with
each other.

B.3.1.1 larch.mak
# Microsoft Developer Studio Generated NMAKE File, Format Version 40001
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Application’ 0x0101
!IF "S(CFG)’ == ""
CPG=larch - Win32 Debug
(MESSAGE No configuration specified.
(ENDIF

Defaulting to larch - Win32 Debug.

!IF “$(CFG)’ != "larch - Win32 Release’ && ”$(CFG)' != “larch - Win32 Debug'
(MESSAGE Invalid configuration "$(CFG)’ specified.
(MESSAGE You can specify a configuration when running NMAKE on this makefile
(MESSAGE by defining the macro CFG on the command line. For example:
(MESSAGE
(MESSAGE NMAKE I t "larch.mak' CPG='larch - Win32 Debug'
(MESSAGE
(MESSAGE Possible choices for configuration are:
(MESSAGE
(MESSAGE “larch - Win32 Release’ (based on "Win32 (x86) Application')
(MESSAGE "larch - Win32 Debug' (based on "Win32 (x86) Application')
(MESSAGE
(ERROR An invalid configuration is specified.
(ENDIF

(IF “$(OS)' == "Windows_NT’
NULL=
(ELSE
NULL=nul
(ENDIF
#*#**###**###»*###*#*##*****#**##*##*#***#***##**#####**#»***#***##*##*###*#****

# Begin Project
# PROP Target_Last_Scanned "larch - Win32 Debug'
CPP=cl.exe
RSC=rc.exe
MTL=mktyplib.exe
(IF *$(CFG)' == "larch - Win32 Release'
#
#
#
#
#
#
#

PROP
PROP
PROP
PROP
PROP
PROP
PROP

BASE Use_MFC 6
BASE Use_Debug_Libraries 0
BASE Output_Dir "Release'
BASE Intermediate_Dir "Release'
BASE Target_Dir ""
UseJMFC 6
Use_Debug_Libraries 0
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# PROP Output_Dir "Release*
# PROP Intermediate.Dir "Release*
# PROP Target_Dir
OUTDIR=.\Release
INTDIR=.\Release
ALL : "$ (OUTDIR) \larch.exe* "$ (OUTDIR) March.hip*
CLEAN :
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase

".\ReleaseMarch.exe*
".\Release\Serial.obj*
".\Release\larch.pch*
".\Release\ChildFrm.obj*
".\Release\larchCptDoc.obj*
“.\Release\GetParams.obj*
".\Release\Comp.obj*
".\Release\MainFm.obj *
".\Release\UnComp.obj *
".\Release\larchCptView.obj*
".\Release\CamInt.obj *
".\Release\StdAfx.obj*
".\Release\compl.obj *
".\Release\larch.obj’
“.\Release\larch.res*
".\ReleaseUarch.hlp*

”$(OUTDIR)* :
if not exist "$(OUTDIR)/$(NULL)’ mkdir "$(OUTDIR)*
# ADD BASE CPP /nologo /MD /W3 /GX /02 /D "WIN32* /D "NDEBUG* /D “.WINDOWS* /D
"JiFXDLL* /D "_MBCS* /Yu'stdafx.h* /c
# ADD CPP /nologo /MD /W3 /GX /02 /D "WIN32* /D "NDEBUG* /D ".WINDOWS* /D
".AFXDLL* /D "_MBCS* /Yu'stdafx.h* /c
CPP_PROJ=/nologo /MD /W3 /GX /02 /D "WIN32* /D "NDEBUG* /D ".WINDOWS* /D\
".AFXDLL* /D ".MBCS* /Fp*$(INTDIR)/larch.pch* /Yu'stdafx.h* /Fo*$(INTDIR)/* /c
CPP_OBJS=.XRelease/
CPP_SBRS=
# ADD BASE MTL /nologo /D "NDEBUG* /win32
# ADD MTL /nologo /D "NDEBUG* /win32
MTL_PROJ=/nologo /D "NDEBUG" /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG* /d "J^XDLL*
# ADD RSC /I 0x409 /d "NDEBUG* /d ".AFXDLL*
RSC_PROJ=/l 0x409 /fo’S(INTDIR)/larch.res* /d "NDEBUG" /d ".AFXDLL*
BSC3 2=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
BSC32_FLAGS=/nologo /o*$(OUTDIR)/larch.bsc*
BSC32_SBRS=
LINK32=link.exe
# ADD BASE LINK32 /nologo /subsystem:windows /machine:1386
# ADD LINK32 /nologo /subsystern:windows /machine:1386
LINK32_FLAGS=/nologo /subsystem:windows /incremental:no\
/pdb:'$(OUTDIR)/larch.pdb* /machine:l386 /out:*$(OUTDIR)/larch.exe*
LINK32_OBJS= \
"$(INrDIR)/Serial.obj* \
"$ (INTDIR)/ChildFrm.obj* \
"$(INTDIR)/larchCptDoc.obj * \
"$(INTDIR}/GetParams.obj * \
"S(INTDIR)/Comp.obj * \
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"$(INTDIR)/MainFrm.obj* \
"$(INTDIR)/UnComp.obj* \
“$(INTDIR)/larchCptView.obj * \
"$(INTDIR)/Camlnt.obj* \
*$(INTDIR)/StdAfx.obj * \
"$(INTDIR)/compl.obj* \
"$(INTDIR)/larch.obj* \
"$(INTDIR)/larch.res*
“$(OUTDIR)\larch.exe* : "$(OUTDIR)* $(DEF_FILE) $(LINK32_OBJS)
$(LINK32) 8 «
$(LINK32_FLAGS) $(LINK32_OBJS)
«

1ELSEIF

"$(CFG)* == "larch - Win32 Debug*

# PROP BASE UseJfFC 6
# PROP BASE Use_Debug_Libraries 1
§ PROP BASE Oueput_Dir "Debug*
# PROP BASE Intermediate_Dir "Debug*
» PROP BASE Target_Dir "“
# PROP Use_MFC 6
# PROP Use_Debug_Libraries 1
# PROP Output_Dir “Debug*
# PROP Intermediate_Dir "Debug*
# PROP Target_Dir ""
OUTDIR=.\Debug
INTDIR=.\Debug
ALL : "$(OUTDIR)\larch.exe* "$(OUTDIR)\larch.bsc’ "S(OUTDIR) March.hip"
CLEAN :
-Serase
-Serase
-Serase
-Seretse
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serctse
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase
-Serase

".\Debug\vc40.pdb"
“.\Debug\larch.pch*
".\Debug\vc40.idb*
".\Debug\larch.bsc*
".\Debug\ChildFrm.sbr*
“.\Debug\larchCptView.sbr*
".\Debug\UnComp.sbr*
".\Debug\CamInt.sbr*
".\Debug\larchCptDoc.sbr*
".\Debug\StdAfx.sbr*
".\Debug\Comp.sbr*
“.\Debug\MainFrm.sbr*
".\Debug\compl.sbr*
".\Debug\larch.sbr*
".\Debug\Serial.sbr*
".\Debug\GetParams.sbr*
".\Debug\larch.exe*
".\Debug\Serial.obj *
*.\Debug\GetParams.obj*
“.\Debug\ChildFrm.obj*
".\Debug\larchCptView.obj*
".\Debug\UnComp.obj *
".\Debug\CamInt.obj*
*.\Debug\larchCptDoc.obj*
“.\Debug\StdAfx.obj*
3.\Debug\Comp.obj *
“.\Debug\MainFrm.obj *
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-Serase
-Serase
-Serase
-Serase
-Serase
-Serase

“.\Debug\compl.obj '
".\Debug\larch.obj*
".\Debug\larch.res'
".\Debug\larch.ilk'
".\Debug\larch.pdb*
*.\Debug\larch.hlp*

"$(OUTDIR)’ :
if not exist “$(OUTDIR)/$(NULL)* mkdir *$(OUTDIR)*
# ADD BASE CPP /nologo /MDd /W3 /Gm /GX /Zi /Od /D “WIN32* /D "_DEBUG* /D
“.WINDOWS* /D ”J\FXDLL* /D “JffiCS* /Yu'stdafx.h* /c
# ADD CPP /nologo /MDd /W3 /Gm /GX /Zi /Od /D “WIN32* /D “.DEBUG" /D “.WINDOWS* /
D “^AFXDLL* /D “JffiCS* /FR /Yu’stdafx.h' /c
CPP.PROJ=/nologo /MDd /W3 /On /GX /Zi /Od /D “WIN32* /D ".DEBUG* /D ".WINDOWS* \
/D ".AFXDLL* /D “_MBCS* /FR*$(IOTDIR)/* /Fp*$(INTDIR)/larch.pch* /Yu'stdafx.h*\
/Fo*5(INTDIR)/’ /Fd*$(INTDIR)/* /c
CPP_OBJS=.\Debug/
CPP_SBRS=.\Debug/
# ADD BASE MIL /nologo /D “.DEBUG* /win32
# ADD MTL /nologo /D ".DEBUG* /win32
MTL_PROJ=/nologo /D “.DEBUG* /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG* /d “^AFXDLL*
# ADD RSC /I 0x409 /d “.DEBUG* /d ".AFXDLL*
RSC_PROJ=/l 0x409 /fo’S(INTDIR)/larch.res* /d ".DEBUG* /d “.AFXDLL*
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
BSC32_FLAGS=/nologo /o*$(OUTDIR)/larch.bsc’
BSC32_SBRS= \
“$(INTDIR)/ChildFrm.sbr* \
"S(INTDIR)/larchCptView.sbr* \
“$ (INTDIR) /UnCotnp.sbr* \
“$(INTDIR)/Camlnt.sbr* \
"$(INTDIR)/larchCptDoc.sbr* \
"$(INTDIR)/stdAfx.sbr* \
"$(INTDIR) /Comp.sbr* \
“S(INTDIR)/MainFrm.sbr* \
“$(INTDIR)/compl.sbr" \
"$(INTDIR)/larch.sbr* \
"$(INTDIR)/Serial.sbr* \
“$(INTDIR)/GetParams.sbr*
"$ (OUTDIR) March, bsc* : “$ (OUTDIR)* $ (BSC32.SBRS)
$(BSC32) @ «
S(BSC32.FLAGS) S(BSC32.SBRS)
«

LINK32=link.exe
# ADD BASE LINK32 /nologo /stibsystem:windows /debug /machine:I386
# ADD LINK32 keme!32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.lib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib /nologo /
subsystem:windows /debug /machine:1386
LINK32_FLAGS=kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib\
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib /nologo\
/subsystem:windows /incremental:yes /pdb:*S(OUTDIR)/larch.pdb* /debug\
/machine:I386 /out:*$(OUTDIR)/larch.exe*
LINK32_0BJ3= \
*$(INTDIR)/Serial.obj* \.
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"$(INTDIR)/GetParams.obj' \
"$ (IOTDIR)/ChildFrm.obj' \
*$(INTDIR)/larchCptView.obj’ \
*$(INTDIR)/UnComp.obj' \
“$(INTDIR)/Camlnt.obj' \
"SdNTDIR) /larchCptDoc.obj' \
*$(INTDIR)/StdAfx.obj' \
*$(INTDIR)/Comp.obj' \
”$(INTDIR) /MainFrm.obj' \
"$ (INTDIR)/conpl.obj' \
"$(INTDIR)/larch.obj' \
'$(INTDIR)/larch.res'
“$(OUTDIR)\larch.exe’ : "5(OUTDIR)' $(DEF_FILE) $ (LINK32_0BJS)
$(LINK32) @ «
$<LINK32_FLAGS) $(LINK32_OBJS)

(ENDIF
.c{$(CPP_OBJS)).obj:
S(CPP) S(CPP_PROJ) $<
.cpp{$(CPP_OBJS)}.obj:
$(CPP) S(CPP_PROJ) $<
.cxx{$(CPP_OBJS)}.obj:
S(CPP) S(CPP_PROJ) $<
.c(S(CPP_SBRS)). s b r :
S(CPP) $(CPP_PROJ) $<
.cpp{$(CPP_SBRS)}.sbr:
$(CPP) S(CPP_PROJ) $<
• C X X ( $ (CPP_SBRS)} . S b r :

S(CPP) S(CPP_PROJ) $<

# Begin Target
# Name "larch - Win32 Release'
ft Name "larch - Win32 Debug'
!IF "$(CFG)' == "larch - Win32 Release'
(ELSEIF "$(CFG)' == "larch - Win32 Debug'
1ENDIF
#######################################################*########################

ft Begin Source File
SOURCE=.NReadMe.txt
[IF "$(CFG)' == "larch - Win32 Release'
[ELSEIF *S(CFG)* == "larch - Win32 Debug'
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iENDIF
# End Source File
*#*##*#***#***##**#**#**#*#*#**#**#*****##*#*****###************#******#*#*#«»#*

# Begin Source File
SOURCE=.\StdAfx.cpp
DEP_CPP_STDAF=\
".\StdAfx.h*\

!IF

"$(CFG)” == “larch - Win32 Release*

# ADD CPP /Yc’stdafx.h*
BuildCmds=
$(CPP)
".AFXDLL*
S(SOURCE)

\
/nologo /MD /W3 /GX /02 /D “WIN32* /D “NDEBUG* /D “.WINDOWS’ /D\
/D ”_MBCS* /Fp'S(INTDIR)/larch.pch’ /Yc’stdafx.h’ /Fo*$(IOTDIR)/* /c\
\

"SdNTDIR) NStdAfx.obj" : $ (SOURCE) $ (DEP.CPP.STDAF) “$ (INTDIR)*
$(BuildCmds)
“SdNTDIR) March.pch" : $ (SOURCE) S (DEP.CPP.STDAF) “S (IOTDIR)"
S(BuildCmds)
IELSEIF

“S(CFG)" == “larch - Win32 Debug"

# ADD CPP /Yc’stdafx.h"
BuildCmds= \
$(CPP) /nologo /MDd /W3 /Gm /GX /Zi /Od /D “WIN32’ /D “.DEBUG" /D “_WINDOWS*\
/D “.AFXDLL* /D “.MBCS" /FR’S(IOTDIR)/" /Fp’S(IOTDIR)/larch.pch* /Yc’stdafx.h’N
/Fo’S(IOTDIR)/" /Fd’S(INTDIR)/" /c S(SOURCE) \

“S(IOTDIR)\StdAfx.obj" : S(SOURCE) $(DEP.CPP.STDAF) “S(INTDIR)’
$(BuildCmds)
“S (IOTDIR) \StdAfx.sbr* : $ (SOURCE) $ (DEP.CPP.STDAF) “SdNTDIR)*
S(BuildCmds)
“S (IOTDIR) March, pch* : S (SOURCE) $ (DEP.CPP.STDAF) “$ (IOTDIR)*
$(BuildCmds)
IENDIF
# End Source File
I#**####*##*#**###*#******###**#*#*#*##*#***###**#*#******************#******#**

# Begin Source File
SOURCE=.\MainFrm. cpp
!IF “$(CFG)* == “larch - Win32 Release*
DEP_CPP_MAINF=\
“.\StdAfx.h"\

“.March.h*\
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”.\MainFrm.h'\
".\GetParams. h’\
".\CamInt. h'\
*.\Serial.h'\

”$(IOTDIR)\MainFrm.obj * : $(SOURCE) $(DEP_CPP_MAINF) “$ (IOTDIR) *\
’$ (IOTDIR) March.pch’

1ELSEIF

"$(CFG)’ == “larch - Win32 Debug'

DEP_CPP_MAINF=\
”.\StdAfx.h'\
“.March.h’\
“.\MainFrm.h'\

“$(IOTDIR) \MainFrm.obj’ : $(SOURCE) S(DEP_CPP_MAINF) ”$(IOTDIR)*\
“S (IOTDIR) March.pch’
“$(IOTDIR)\MainFrrn.sbr’ : $(SOURCE) 5(DEP_CPP_MAINF) "$(IOTDIR)*\
"$(IOTDIR)\larch.pch'

iENDIF
# End Source File
if*########*######*###*#*###**#*##*###*##**#**##*#*####*###*********#*####*#*#*##
# Begin Source File
SOURCE=.\ChildFrm. cpp
!IF

“$(CFG)’ == “larch - Win32 Release’

DEP_CPP_CHILD=\
*.XStdAfx.h'N
".March. h'\
“.\ChildFrm.h'\
“.\GetParams.h'\
*.VCamlnt.h’N
*.\Serial.h'\

“$( IOTDIR) \ChildFrra.Obj’ : $ (SOURCE) $ (DEP_CPP_CHHD) “$ (IOTDIR)’\
"$(IOTDIR)\larch.pch'

1ELSEIF

"$(CFG)' == “larch - Win32 Debug'

DEP_CPP_CHILD=\
“AStdAfx.h'N
“.March.h'\
“.\ChildFrm.h'\

*$(IOTDIR) \ChildFrm.obj' : $(SOURCE) $(DEP_CPP_CHILD) “$(IOTDIR) '\
“$( IOTDIR) March, pch'
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"$(INTDIR) \ChildFrm.sbr* : $ (SOURCE) $ (DEP_CPP_CHILD) “$ (INTDIR) *\
*5(INTDIR)March, pch'

iENDIF
# End Source File
################################################################################

# Begin Source File
SOURCE=.\larchCpcDoc.cpp
!IF

"$(CFG)' == “larch - Win32 Release'

DEP_CPP_LARCH=\
“ AStdAfx.h’N
“.March.h'\
“.\UnComp.h'\
“.\Comp.h"\
“.\Cornpl.h" \
*. \larchCptDoc.h'\
“.MarchCptView.h'\
”.\GetParams. h' \
“.\CamInt.h"\
“.\Serial.h'\

“S(INTDIR)XlarchCpcDoc.obj' : $(SOURCE) S(DEP_CPP_LARCH) “$(INTDIR)’\
“$ (INTDIR) March.pch'

iELSEIF

“$(CFG)' == “larch - Win32 Debug'

DEP_CPP_LARCH=\
“.\StdAfx.h'\
”.March.h'\
“.\UnComp.h'\
“.\Conip.h'\
”ACompl.h'X
“.MarchCpCDoc.h'\
“.\larchCptView.h'\

“$ (INTDIR) MarchCptDoc.obj' : $ (SOURCE) $(DEP_CPP_LARCH) “S (INTDIR) '\
”$(INTDIR) March.pch'
“SdNTDIR) MarchCptDoc. sbr' : $ (SOURCE) S (DEP_CPP_LARCH) “$ (INTDIR)'\
”$ (INTDIR) March.pch'

iENDIF

i

End Source File

################################################################################

# Begin Source File
SOURCE=.\larch.rc
DEP_RSC_LARCH_=\
“Ares March.ico'\
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".\res\larchCptDoc.ico'\
".\res\Toolbar.bmp'\
”.\res\cursor1.cur' \
".\res\larch.rc2 *\

"SdNTDIR) March.res' : $ (SOURCE) $(DEP_RSC_LARCH_) "SdNTDIR)'
S(RSC) $(RSC_PROJ) S(SOURCE)

# End Source File
«#*#####*##***##****##*#**####**#***#*#*##*########*###*#*#**##*****»****###**#*

# Begin Source File
SOURCE=.\hlp\larch.hpj
!IF

"$(CFG)' == "larch - Win32 Release'

# Begin Custom Build - Making help file...
OutDir=.\Release
ProjDir=.
TargetName=larch
InputPath=.\hlp\larch.hpj
"S (OutDir) \S(TargetName) .hip' : $ (SOURCE) "SdNTDIR)' "S (OUTDIR)'
"S(ProjDir)\makehelp.bat'
# End Custom Build
!ELSEIF

"$(CFG)' == "larch - Win32 Debug'

# Begin Custom Build - Making help file...
OutDir=.\Debug
ProjDir=.
TargetName=larch
InputPath=.\hlp\larch.hpj
"$ (OutDir) \$ (TargetName) .hip' : S (SOURCE) "SdNTDIR)' "S (OUTDIR)'
"S(ProjDir)\makehelp.bat"
# End Custom Build
IENDIF
# End Source File
##########################################################*#*###################

# Begin Source File
SOURCE=.\Serial.cpp
!IF "$(CFG)' == "larch - Win32 Release'
DEP_CPP_SERIA=\
".\StdAfx.h'\
".March.h'\
*.\GetParams.h'\
*ACamlnt.h'X
".\Serial.h'\
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"S (INTDIR) \Serial.obj' : $ (SOURCE) $ (DEP_CPP_SERIA) “SdNTDIR) '\
“$ (INTDIR) March.pch'

1ELSEIF

“$(CFG)' == “larch - Win32 Debug'

DEP_CPP_SERIA=\
*.\StdAfx.h'\
*. March.h'\

"$(INTDIR)\Serial.obj' : $(SOURCE) $(DEP_CPP_SERIA) “$(INTDIR)*\
"S(INTDIR) \larch.pch'
“S(INTDIR) \Serial.sbr’ : $(SOURCE) $(DEP_CPP_SERIA) “$(INTDIR)'\
"$ (INTDIR) March.pch'

IENDIF
# End Source File

############################################################*###################
# Begin Source File
SOURCE=.\larchCptView.cpp
!IF

“S(CFG)" == “larch - Win32 Release'

DEP_CPP_LARCHC=\
",\StdAfx.h’\
". March.h'\
“.\larchCptView.h”\
".\UnCoinp.h'\
".\Comp.h'\
“.\Compl.h'\
“.\larchCptDoc.h'\
".\GetParams.h’\
*.\CamInt.h’\
".\Serial.h’\

“$(INTDIR) MarchCptView.obj' : $ (SOURCE) $ (DEPJCPP_LARCHC) “$ (INTDIR) '\
“$ (INTDIR) March.pch'

1ELSEIF

"S(CFG)' == "larch - Win32 Debug'

DEP_CPP_LARCHC=\
“,\StdAfx.h'\
",\larch.h'\
*.\larchCptView.h'\
".\UnComp.h'\
“.\Comp.h'\
*.\Compl.h'\
“.\larchCptDoc.h'\

“SdNTDIR) MarchCptView.obj' : $ (SOURCE) $ (DEP_CPP_LARCHC) “$ (INTDIR) '\
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"$ (INTDIR) March.pch'
”$ (INTDIR) MarchCptView.sbr' : $ (SOURCE) 5 (DEP_CPP_LARCHC) *$ (INTDIR) ”\
"$ (INTDIR) March.pch'

IENDIF
# End Source File
##**#**####*###*#####***#*###*#*#**#**##**»**###**#*###*#####**#*#*#*#**#*###*##

# Begin Source File
SOURCE=.\UnComp.cpp
!IF

"$(CFG)' == "larch - Win32 Release'

DEP_CPP_UNCOM=\
",\StdAfx.h'\
*.March. h'\
",\UnCoirp.h'\
“.\GeCParams.h'\
".\CamInt.h"\
*.\Serial.h'\

"$(INTDIR)\UnComp.obj' : S(SOURCE) $(DEP_CPP_UNCOM) “$(INTDIR)'\
"$(INTDIR)\larch.pch'

!ELSEIF

"$(CFG)' == "larch - Win32 Debug'

DEP_CPP_UNCOM=\
".\StdAfx.h'\
".March. h'\
".\UnConip.h'\

"$(INTDIR)\UnComp.obj' : $(SOURCE) S(DEP_CPP_UNCOM) "$(INTDIR)'\
"$ (INTDIR) March, pch'
"SdNTDIR) \UnComp.sbr' : S(SOURCE) $(DEP_CPP_UNCOM) "$(INTDIR)'\
”$ (INTDIR) March.pch'

IENDIF
# End Source File
##**#**##*####***#**#***###*»#*###*#**##*#*********###****##*#*##*****##****##**

# Begin Source File
SOURCE=.\larch.cpp
!IF "$(CFG)' == "larch - Win32 Release'
DEP_CPP_LARCH_C=\
*.\StdAfx.h'\
".March. h'\
*.\MainFrm.h'\
*.\ChildFrm.h' \
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"AUnComp.h'V
"AComp.h'V
“ACompl.h'V
*.\larchCptDoc.h*\
*.\larchCptView.h’\
*.\GetParams.h'\
"ACamlnt.h'V
*ASerial.h'V

"S( INTDIR) March.obj' : $ (SOURCE) $ (DEP_CPP_LARCH_C) "S(INTDIR) '\
"$ (INTDIR) March.pch'

(ELSEIF

“S(CFG)' == "larch - Win32 Debug'

DEP_CPP_LARCH_C=\
*.\StdAfx.h'\
”.\larch.h'\
"AMainFrm.h'V
".\ChildFrm.h'\
*.VUnComp.h'\
"AComp.h'V
".VCompl.h"\
".\larchCptDoc.h'V
"AlarchCptView.h'V

"S(INTDIR) March.obj’ : $ (SOURCE) $ (DEP_CPP_LARCH_C) "$ (INTDIR) 'V
"$(INTDIR)\larch.pch'
"SdNTDIR) March.Sbr" : S(SOURCE) $ (DEP_CPP_LARCH_C) "$dNTDIR)"V
"$ (INTDIR) March, pch'

IENDIF
# End Source File
I*#*##*##*#####*######*#*##*########**##*#**#*#*#***###*##*##**#*##****###**#*##

# Begin Source File
SOURCE=.Vcompl.cpp
!IF

"$(CFG)' == "larch - Win32 Release'

DEP_CPP_C0MP1=\
*AStdAfx.h'V
".March. h'\
"AUnComp.h'V
"AComp.h'V
"ACompl.h'V
*.VGetParams.h'V
"ACamlnt.h'V
"ASerial.h'V

"SdNTDIR) Vcompl .obj' : S(SOURCE) $ (DEP_CPP_C0MP1) "$ (INTDIR) 'V
"$(INTDIR)\larch.pen'
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!ELSEIF

"$(CFG)' == “larch - Win32 Debug'

DEP_CPP_C0MP1=\
“.\Stc3Afx.h*\
“.\larch.h*\
“AUnComp.h'V
”.VComp.h*\
"ACompl.h'V

“SdNTDIR) Vcompl.obj' : $(SOURCE) $(DEP_CPP_C0MP1) "SdNTDIR)'V
"$(INTDIR)Vlarch.pch'
“$(INTDIR) Vcompl.sbr' : S(SOURCE) $(DEP_CPP_C0MP1) “SdNTDIR)'V
“S(INTDIR)Vlarch.pch'

iENDIF
# End Source File

################################################################################
# Begin Source File
SOURCE=.VCamlnt.cpp
!IF

“S(CFG)' == "larch - Win32 Release'

dep_cpp _camin =v

“AStdAfx.h’V
"Alarch.h'V
“.VUnComp.h'V
“AComp.h'V
“ACompl.h'V
“.VlarchCptDoc.h'V
".VGetParams.h'V
“ACamlnt.h'V
"ASerial.h'V

"SdNTDIR) VCamlnt.obj' : S(SOURCE) $ (DEP_CPP_CAMIN) "SdNTDIR) 'V
"S(INTDIR) Vlarch.pch'

!ELSEIF

"S(CFG)' == "larch - Win32 Debug'

DEP_CPP_CAMIN=V
"AStdAfx.h'V
"Alarch.h'V
“AUnComp.h'V
“AComp.h'V
“ACompl.h'V
".VlarchCptDoc.h'V

“SdNTDIR) VCamlnt. obj' : $ (SOURCE) $ (DEP_CPP_CAMIN) “SdNTDIR)'V
*$(INTDIR)Vlarch.pch'
“SdNTDIR) VCamlnt.sbr' : $ (SOURCE) $ (DEP_CPP_CM!IN) *$ (INTDIR)'V
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"$(INTDIR)\larch.pch'

IENDIF
# End Source File
ft**#**##**##*#***#*****#**#*#*##****#*#**##**#*#*#***#####**#*#*##*#***#**#*#***

# Begin Source File
SOURCE=.\GetParams.cpp
!IF

"S(CFG)' == "larch - Win32 Release'

DEP_CPP_GETPA=\
",\StdAfx.h'\
March. h'\
".\GetParams.h'\
*.\CamInt.h'\
".\Serial.h'\

"S(INTDIR) \GetParams.obj' : S(SOURCE) $ (DEP_CPP_GETPA) "SdNTDIR) ’\
"S (INTDIR) March.pch'

!ELSEIF

“$(CFG)' == "larch - Win32 Debug'

DEP_CPP_GETPA=\
*.\StdAfx.h'\
".March.h'\

"$(IOTDIR)\GetParams.obj' : $(SOURCE) $(DEP_CPP_GETPA) "$(INTDIR)'\
“$ (INTDIR) March.pch'
“S(IOTDIR)\GetParams.sbr' : S(SOURCE) $(DEP_CPP_GETPA) "$(IOTDIR) *\
*$(IOTDIR) \larch.pch'

iENDIF
# End Source File
########################################################*#######################

# Begin Source File
SOURCE=.\Cotnp.cpp
!IF

"$(CFG)' == "larch - Win32 Release'

DEP_CPP_COMP_=\
".\StdAfx.h'\
".March.h'\
*.\UnComp.h'\
".\Comp.h'\
“.\GetParams.h'\
".\CamInc.h'\
".\Serial.h'\
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"S (INTDIR) \Cotnp.obj" : $ (SOURCE) $ (DEP_CPP_COMP_) *$ (INTDIR) *\
*$ (INTDIR) March.pch'

!ELSEIF

“$(CFG)" == "larch - Win32 Debug'

DEP_CPP_COMP_=V
“.\StdAfx.h'\
*.March.h'\
"AUnComp.h'V
"AComp.h'V

"S(INTDIR)VComp.obj" : $(SOURCE) $(DEP_CPP_COMP_) "$(INTDIR)"V
*$(INTDIR) Vlarch.pch"
"SdNTDIR) VComp.sbr' : $ (SOURCE) $ (DEP_CPP_COMP_) *$ (INTDIR) 'V
"S(INTDIR) Vlarch.pch"

IENDIF
♦ End Source File
♦ End Target
♦ End Project
♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦

B.3.2

Resources

Since Windows is a graphical user environment, graphics and functional relationships
between on-screen objects are described in the resource files.

B.3.2.1 resource.h
Resource.h contains all the message variables and object IDs for the application.

//({NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
// Used by larch.rc
//
♦define IDD_ABOUTBOX
100
128
♦define IDR_MAINFRAME
♦define IDR_CAPTURTYPE
129
♦define IDD_CAPTURE_PARAMS
130
♦define IDC_PROBE
131
♦define ID_STATUS_CAPTURE
200
♦define ID_STATUS_VALUE
201
♦define IDC_EDIT1
1000
♦define IDCSPIN1
1001
♦define IDC_EDIT2
1002
♦define IDC_SPIN2
1003
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♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define

IDC_EDIT3
IDC_SPIN3
IDC_EDIT4
IDC_SPIN4
IDC_EDIT5
IDC_SPIN5
IDC_EDIT6
IDC_SPIN6
IDC_EDIT7
IDC_SPIN7
IDC_EDIT8
IDC_SPIN8
IDC_TEXT1
IDC_TEXT2
IDC_TEXT3
IDC_TEXT4
IDC_TEXT5
IDC_TEXT6
IDC_TEXT7
IDC_TEXT8
IDC_TITLE
ID_CAPTURE_START
ID_CAFTURE_STOP
ID_KEY_PAGEDOWN
ID_KEY_PAGEUP
IDjCAMERAJ?ELOADFIRMHARE
ID_CAMERA_L0ADFPGA
ID_KEY_DOWN
ID_KEY_UP
ID_KEY_HOME
ID_KEY_END
ID_KEY_RIGHT
ID_KEY_LEFT
ID_CAMERA_CAPTUREFILE
ID_CAPTURE_SCROLL
ID_CAPTURE_PARAMETERS

1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
32771
32772
32774
32775
32776
32777
32778
32779
32780
32781
32782
32783
32784
32785
32786

// Next default values for new objects
//

♦ifdef APSTUDIO_INVOKED
♦ifndef APSTUDIO_READONLY_SYMBOLS
♦define _APS_3D_C0NTR0LS
♦define _APS_NEXT_RESOURCE_VALUE
♦define _APS_NEXT_COMMAND_VALUE
♦define _APS_NEXT_CONTROL_VALUE
♦define _APS_NEXT_SYMED_VALUE
♦endif
♦endif

1
132
32793
1025
103

B.3.2.2 larch.rc
Larch.rc contains information on the various menus, dialog boxes with some references to
on-screen bitmap files.
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//Microsoft Developer Studio generated resource script.
//

#include “resource.h*
♦define APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
//

// Generated from the TEXTINCLUDE 2 resource.
//

((include "afxres.h*
/////////////////////////////////////////////////////////////////////////////

(tundef APSTUDIO_KEADONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////

// English (U.S.) resources
♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WIN32
LANGUAGE LANG.ENGLISH, SUBLANG_ENGLISH_US
#pragma code_page(1252)
iendif //_WIN32
♦ifdef APSTUDIO.INVOKED
/////////////////////////////////////////////////////////////////////////////
//

// TEXTINCLUDE
//

1 TEXTINCLUDE DISCARDABLE
BEGIN
"resource.h\0”
END
2 TEXTINCLUDE DISCARDABLE
BEGIN
"#include ""afxres.h'*\r\n*
" \

0*

END
3 TEXTINCLUDE DISCARDABLE
BEGIN
"tdefine _AFX_NO_SPLITTER_RESOURCES\r\n'
“((define _AFX_NO_OLE_RESOURCES\r\n*
"♦define _AFX_NO_TRACKER_RESOURCES\r\n*
"♦define _AFX_NO_PROPERTY_RESOURCES\r\n'
"\r\n*
"♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU) \r\n”
"♦ifdef _WIN32\r\n*
"LANGUAGE 9, l\r\n*
"♦pragma code_page(1252) \r\n*
"♦endif\r\n*
"♦include ”"res\\lcirch.rc2** // non-Microsoft Visual C++ edited
resources\r\n*
"♦include “"afxres.rc"
// Standard components\r\n*
"♦include ""afxprint.rc"
// printing/print preview resources\r\n*
"♦endif\0*
END
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#endif

// APSTUDIO_INVOKED

/////////////////////////////////////////////////////////////////////////////
//

// Icon
//

// Icon with lowest ID value placed first to ensure application icon
// remains consistent on all systems.
IDR_MAINFRAME
ICON
DISCARDABLE
"res\\larch.ico'
IDR_CAPTURTYPE
ICON
DISCARDABLE
"res\\larchCptDoc.ico*
/////////////////////////////////////////////////////////////////////////////
//

// Bitmap
//

IDR_MAINFRAME

BITMAP MOVEABLE PURE

“resWToolbar.bmp'

/////////////////////////////////////////////////////////////////////////////
//
// Toolbar
//

IDR_MAINFRAME TOOLBAR DISCARDABLE 16, 15
BEGIN
BUTTON
ID_FILE_NEW
BUTTON
ID_FILE_OPEN
BUTTON
ID_FILE_SAVE
SEPARATOR
BUTTON
ID_EDIT_CUT
BUTTON
ID_EDIT_COPY
BUTTON
ID_EDIT_PASTE
SEPARATOR
BUTTON
ID_CAPTURE_START
BUTTON
ID_CAPTURE_STOP
BUTTON
ID_CAPTURE_SCROLL
BUTTON
ID_CAPTURE_PARAMETERS
SEPARATOR
BUTTON
ID_FILE_PRINT
BUTTON
ID_APP_ABOUT
BUTTON
ID_CONTEXT_HELP
END

/////////////////////////////////////////////////////////////////////////////

//
// Menu
//
IDR_MAINFRAME MENU PRELOAD DISCARDABLE
BEGIN
POPUP "SFile*
BEGIN
MENUITEM *&New\tCtrl+N*,
MENUITEM *&Open..AtCtrl+O",
MENUITEM SEPARATOR
MENUITEM “P&rint Setup *,
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MENUITEM
MENUITEM
MENUITEM
MENUITEM

SEPARATOR
“Recent File*,
SEPARATOR
“E&xit*,

ID_FILEJMRU_FILE1, GRAYED
ID_APP_EXIT

END
POPUP *&Camera*
BEGIN
MENUITEM “&Reload Firmware*,
MENUITEM "&Load FPGA Bitmap ’,
END
POPUP “&View*
BEGIN
MENUITEM “^Toolbar*,
MENUITEM “SStatus Bar*,
END
POPUP "StHelp*
BEGIN
MENUITEM “&Help Topics',
MENUITEM SEPARATOR
MENUITEM "&About Larch Capture *,
END

ID_CAMERA_RELOADFIRMWARE
ID_CAMERA_LOADFPGA

ID_VIEW_TOOLBAR
ID_VIEW_STATUS_BAR

ID_HELP_FINDER, GRAYED
ID_APP_ABOUT

END
IDR_CAPTURTYPE MENU PRELOAD DISCARDABLE
BEGIN
POPUP “StFile*
BEGIN
MENUITEM “&New\tCtrl+N*,
MENUITEM "&Open...\tCtrl+0*,
MENUITEM “StClose*,
MENUITEM “&Save\tCtrl+S*,
MENUITEM “Save &As...*,
MENUITEM SEPARATOR
MENUITEM "&Print...\tCtrl+P*,
MENUITEM “Print Pre&view*,
MENUITEM ”P&rint Setup
MENUITEM SEPARATOR
MENUITEM "Recent File*,
MENUITEM SEPARATOR
MENUITEM “E&xit*,
END
POPUP "&Capture*
BEGIN
MENUITEM "&Start*,
MENUITEM "S&top*,
MENUITEM “Scroll to &bottom*,
MENUITEM "Capture Parameters *,
END
POPUP "&Edit*
BEGIN
MENUITEM *&Undo\tCtrl+Z*,
MENUITEM SEPARATOR
MENUITEM ”Cu&t\tCtrl+X*,
MENUITEM “&Copy All\tCtrl+C*,
MENUITEM *&Paste\tCtrl+V*,
END
POPUP “&View*
BEGIN
MENUITEM *&Toolbar*,
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ID_FILE_CLOSE
ID_FILE_SAVE
ID_FILE_SAVE_AS
ID_FILE_PRINT
ID_FILE_PRINT_PREVIEW
ID_FILE_PRINT_SETUP
ID_FILEJMRU_FILE1, GRAYED
ID_APP_EXIT

ID_CAPTURE_START
ID_CAPTURE_STOP
ID_CAPTURE_SCROLL
ID_CAPTURE_PARAMETERS

ID_EDIT_UNDO
ID_EDIT_CUT
ID_EDIT_COPY
ID_EDIT_PASTE

ID_VIEW_TOOLBAR
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MENUITEM "SStatus Bar',
END
POPUP “iWindow”
BEGIN
MENUITEM "&New Window',
MENUITEM “SCascade',
MENUITEM “StTile*,
MENUITH1 “StArrange Icons',
END
POPUP “ScHelp'
BEGIN
MENUITEM “&Help Topics’,
MENUITEM SEPARATOR
MENUITEM *&About Larch Capture...',
END

ID_VIEW_STATUS_BAR

ID_WINDCW_NEW
ID_WINDCW_CASCADE
ID_WINDCW_TILE_HORZ
ID_WINDOW_JARRANGE

ID_HELP_FINDER, GRAYED
ID_APP_ABOUT

END

/////////////////////////////////////////////////////////////////////////////
//

// Accelerator
//
IDR_MAINFRAME ACCELERATORS PRELOAD MOVEABLE
BEGIN
“C”,
ID_EDIT_COPY,
“N”,
ID_FILE_NEW,
"O',
ID_FILE_OPEN,
ID_FILE_PRINT,
*P',
“S’,
ID_FILE_SAVE,
"V",
ID_EDIT_PASTE,
ID_EDIT_UNDO,
VK_BACK,
VK_DELETE,
ID_EDIT_CUT,
ID_KEY_DOWN,
VK_D0WN,
VK_END,
ID_KEY_END,
ID_HELP,
VK_F1,
VK_F1,
ID_CONTEXT_HELP,
VK_F6,
ID_NEXT_PANE,
VK_F6,
ID_PREV_PANE,
VK_HOME,
ID_KEY_HOME,
VK_INSERT,
ID_EDIT_COPY,
VK_INSERT,
ID_EDIT_PASTE,
VK_LEFT,
ID_KEY_LEFT,
VK_NEXT,
ID_KEY_PAGEDOWN,
VK_PRIOR,
ID_KEY_PAGEUP,
ID_KEY_RIGHT,
VK_RIGHT,
ID_KEY_UP,
VK_UP,
ID_EDIT_CUT,
"X”,
ID_EDIT_UNDO,
"Z’,
END

PURE
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,

CONTROL, NOINVERT
CONTROL, NOINVERT
CONTROL, NOINVERT
CONTROL, NOINVERT
CONTROL, NOINVERT
CONTROL, NOINVERT
ALT, NOINVERT
SHIFT, NOINVERT
NOINVERT
NOINVERT
NOINVERT
SHIFT, NOINVERT
NOINVERT
SHIFT, NOINVERT
NOINVERT
CONTROL, NOINVERT
SHIFT, NOINVERT
NOINVERT
NOINVERT
NOINVERT
NOINVERT
NOINVERT
CONTROL, NOINVERT
CONTROL, NOINVERT

/////////////////////////////////////////////////////////////////////////////
//
// Dialog
//
IDD_ABOUTBQX DIALOG DISCARDABLE 0, 0, 248, 55
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
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CAPTION “About Larch Capture*
FONT 8, "MS Sans Serif*
BEGIN
ICON
IDRJIAINFRAME, IDC_STATIC, 11,17,18,20
LTEXT
"Larch Capture Version 1.0*,IDC_STATIC,40,10,150,8
LTEXT
"Copyright 1997\nThe University of Windsor*,IDC_STATIC,
40,25,150,23
DEFPUSHBUTTON "OK*,IDOK,209,7,32,14,WS_GR0UP
END
IDD_CAPTURE_PARAMS DIALOGEX 0, 0, 202, 215
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
CAPTION "Capture Parameters*
FONT 8, "MS Sans Serif’
BEGIN
"Title*,IDC_TITLE,5,6,190,8
CTEXT
LTEXT
"Unused*,IDC_TEXT1,15,24,130,8,WS_DISABLED
IDC_EDIT1,155,21,30,14,WS_DISABLED
EDITTEXT
"Spinl*,IDC_SPIN1,*msctls_updown32’,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT | UDS_AUTOBUDDY | UDSJtRROWKEYS |
WS_DISABLED,185,21,11,14
"Unused*,IDC_TEXT2,15,45,135,8,WS_DISABLED
LTEXT
IDC_EDIT2,155,42,30,14,W5_DISABLED
EDITTEXT
"Spinl*,IDC_SPIN2,*msctls_updown32’,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT | UDS_AUTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,42,11,14,WS_EX_STATICEDGE
"Unused*,IDC_TEXT3,15,66,130,8,WS.DISABLED
LTEXT
IDC_EDIT3,155,63,30,14, WS_DISABLED
EDITTEXT
"Spinl*,IDC_SPIN3,*msctls_updown32*,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT | UDS^AUTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,63,11,14,WS_EX_STATICEDGE
"Unused*,IDC_TEXT4,15,87,130,8,WS_DISABLED
LTEXT
IDC_EDIT4,155,84,30,14,WS_DISABLED
EDITTEXT
"Spinl*,IDC_SPIN4,*msctls_updown32* ,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT | UDS_AUTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,84,11,14,WS_EX_STATICEDGE
"Unused*,IDC_TEXT5,15,108,135,8,WS_DISABLED
LTEXT
IDC_EDIT5,155,105,30,14,WS_DISABLED
EDITTEXT
"Spinl*,IDC_SPIN5,*msctls_updown32*,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT | UDSJtUTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,105,11,14
"Unused*,IDC_TEXT6,15,129,130,8,WS_DISABLED
LTEXT
IDC_EDIT6,155,126,30,14,WS_DISABLED
EDITTEXT
"Spinl*,IDC_SPIN6,*msctls_updown32*,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT | UDSJUJTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,126,11,14,WS_EX_STATICEDGE
"Unused*,IDC_TEXT7,15,150,135,8,WS_DISABLED
LTEXT
EDITTEXT
IDC_EDIT7,155,146,30,14,WS_DISABLED
"Spinl*,IDC_SPIN7,*msctls_updown32*,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT j UDS_AUTOBUDDY | UDSJiRROWKEYS |
WS_DISABLED,185,146,11,14,WS_EX_STATICEDGE
"Unused*,IDC_TEXT8,15,170,13 5,8,WS_DISABLED
LTEXT
IDC_EDIT8,155,168,30,14,WS_DISABLED
EDITTEXT
"Spinl*,IDC_SPIN8,*msctls_updown32* ,UDS_SETBUDDYINT
CONTROL
UDS_ALIGNRIGHT | UDSJVUTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,168,11,14,WS_EX_STATICEDGE
DEFPUSHBUTTON 'OK*,IDOK,15,192,50,14
PUSHBUTTON
"Cancel*,IDCANCEL,135,192,50,14
END
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tifndef _MAC
IlllllllllllllllllllllUIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIimilllllllllllll

II
II

Version

//
VS_VERSION_INFO VERSIONINFO
FILEVERSION 1,0,0,1
PRODUCTVERSION 1,0,0,1
FILEFLAGSMASK 0x3fL
tifdef _DEBUG
FILEFLAGS OxlL
ttelse
FILEFLAGS OxOL
#endif
FILEOS 0x4L
FILETYPE OxlL
FILESUBTYPE OxOL
BEGIN
BLOCK "StringFilelnfo*
BEGIN
BLOCK “040904b0*
BEGIN
VALUE “CompanyName*, “University of WindsorSO*
VALUE “FileDescription”, “LARCH MFC Applications0*
VALUE “FileVersion*, “1, 0, 0, 1\0*
VALUE “IntemalName”, “LARCHSO"
VALUE “LegalCopyright”, "Copyright 1997\0’
VALUE "OriginalFilename*, "LARCH.EXE\0"
VALUE “ProductName*, “LARCH ApplicationSO”
VALUE “ProductVersion*, “1, 0, 0, 1\0”
END
END
BLOCK “VarFilelnfo*
BEGIN
VALUE “Translation*, 0x409, 1200
END
END
#endif

// !_MAC

/////////////////////////////////////////////////////////////////////////////

II
II

DESIGNINFO

II
#ifdef APSTUDIO_INVOKED
GUIDELINES DESIGNINFO DISCARDABLE
BEGIN
IDD_ABOUTBOX, DIALOG
BEGIN
LEFTMARGIN, 7
RIGHTMARGIN, 241
TOPMARGIN, 7
BOITOMMARGIN, 48
END
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IDD_CAPTURE_PARAMS, DIALOG
BEGIN
LEFTMARGIN, 7
RIGHTMARGIN, 195
TOPMARGIN, 7
BOTTOMMARGIN, 208
END
END
#endif

// APSTUDIO_INVOKED

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

II
II

Cursor

//
IDC_PROBE

CURSOR DISCARDABLE

"resWcursorl.cur"

/////////////////////////////////////////////////////////////////////////////

II
II

String Table

//
STRINGTABLE PRELOAD DISCARDABLE
BEGIN
IDR_HAINFRAME
"Larch Capture'
IDR_CAPTURTYPE
“\nCapture\nLarchCapture\nLarch Capture Files
(*.cpt)\n.CPT\nLarchCapture.Document\nLarch Capture Document"
END
STRINGTABLE PRELOAD DISCARDABLE
BEGIN
AFX_IDS_APP_TITLE
"Larch Capture'
AFX_IDS_IDLEMESSAGE
"For Help, press FI"
AFX_IDS_HELPMODEMESSAGE "Select an object on which to get Help'
END
STRINGTABLE DISCARDABLE
BEGIN
ID_INDICATOR_EXT
ID_INDICATOR_CAPS
ID_INDICATOR_NUM
ID_INDICATOR_SCRL
ID_INDICATOR_OVR
ID_INDICATOR_REC
END
STRIN3TABLE DISCARDABLE
BEGIN
ID_FILE_NEW
ID_FILE_OPEN
ID_FILE_CLOSE
ID_FILE_SAVE
ID_FILE_SAVE_AS
ID_FILE_PAGE_SETUP
ID_FILE_PRINT_SETUP
Setup'
ID_FILE_PRINT
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"EXT'
"CAP'
"NUM'
"SCRL'
"OVR'
"REC'

"Create a new document\nNew'
“Open an existing document\nOpen'
"Close the active document\nClose'
"Save the active document\nSave'
"Save the active document with a new nameXnSave As*
"Change the printing options\nPage Setup'
"Change the printer and printing optionsXnPrint
"Print the active documentXnPrint*
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IELFILELPRIMLPREVIEW

“Display full pages\nPrint Preview'

END
STRINGTABLE DISCARDABLE
BEGIN
ID_JAPP_ABOUT
copyright\nAbout”
ID_APP_EXIT
documents\nExit'
ID_HELP_INDEX
ID_HELP_FINDER
ID_HELP_USING
ID_CONTEXT_HELP
windows\nHelp*
ID_HELP
END
STRINGTABLE DISCARDABLE
BEGIN
ID_FILE_MRU_FILE1
ID_FILE_MRU_FILE2
ID_FILE_MRU_FILE3
ID_FILE_MRU_FILE4
ID_FILE_MRU_FILE5
ID_FILE_MRU_FILE6
ID_FILE_MRU_FILE7
ID_FILE_MRU_FILE8
ID_FILE_MRU_FILE9
ID_FILE_MRU_FILE10
ID_FILE_MRU_FILE11
ID_FILE_MRU_FILE12
ID_FILE_MRU_FILEI3
ID_FILE_MRU_FILE14
ID_FILE_MRU_FILE15
ID_FILE_MRU_FILE16
END
STRINGTABLE DISCARDABLE
BEGIN
ID_NEXT_PANE
ID_PREV_PANE
Pane'
END
STRINGTABLE DISCARDABLE
BEGIN
ID_WINDOW_NEW
Window'
ID_WINDOW_ARRANGE
Icons'
ID_WINDOW_CASCADE
ID_WINDOW_TILE_HORZ
Windows'
ID_WINDOW_TILE_VERT
Windows'
ID_WINDOW_SPLIT
END

“Display program information, version number and
"Quit the application; prompts to save
"Opens Help\nHelp Topics'
"List Help topics\nHelp Topics'
"Display instructions about how to use helpNnHelp'
“Display help for clicked on buttons, menus and
"Display help for current task or conmandXnHelp’

"Open
"Open
"Open
“Open
“Open
"Open
"Open
"Open
"Open
"Open
“Open
"Open
"Open
"Open
"Open
"Open

this
this
this
this
this
this
this
this
this
this
this
this
this
this
this
this

document'
document'
document'
document'
document'
document’
document'
document’
document'
document'
document’
document’
document'
document’
document'
document'

“Switch to the next window pane\nNext Pane'
"Switch back to the previous window paneXnPrevious

"Open another window for the active document\nNew
"Arrange icons at the bottom of the window\nArrange
"Arrange windows so they overlap\nCascade Windows'
"Arrange windows as non-overlapping tiles\nTile
"Arrange windows as non-overlapping tiles\nTile
"Split the active window into panes\nSplit'

STRINGTABLE DISCARDABLE
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BEGIN
ID_EDIT_CLEAR
ID_EDIT_CLEAR_ALL
ID_EDIT_COPY
Clipboard\nCopy'
ID_EDIT_CUT
ID_EDIT_FIND
ID_EDIT_PASTE
ID_EDIT_REPEAT
ID_EDIT_REPLACE
ID_EDIT_SELECT_ALL
ID_EDIT_UNDO
ID_EDIT_REDO
END
STRINGTABLE DISCARDABLE
BEGIN
ID_VIEW_TOOLBAR
ID_VIEW_STATUS_BAR
END
STRINGTABLE DISCARDABLE
BEGIN
AFX_IDS_ .SCSIZE
AFX_IDS. .SCMOVE
AFX_IDS. .SCMINIMIZE
AFX_IDS_ SCMAXIMIZE
AFX_IDS. .SCNEXTWINDCW
AFX_IDS. .SCPREVWINDOW
AFX_IDS. SCCLOSE
documents”
END
STRINGTABLE DISCARDABLE
BEGIN
AFX_IDS_SCRESTORE
AFX_IDS_SCTASKLIST
AFX_IDS_MDICHILD
END
STRINGTABLE DISCARDABLE
BEGIN
AFX_IDS_PREVIEWjCLOSE
END

“Erase the selectionXnErase*
"Erase everything\nErase All*
“Copy the capture contents and put it on the
“Cut the selection and put it on the ClipboardNnCut*
"Find the specified text\nFind*
“Insert Clipboard contents\nPaste*
“Repeat the last action\nRepeat*
"Replace specific text with different text\nReplace”
“Select the entire document\nSelect All*
“Undo the last actionXnUndo*
"Redo the previously undone action\nRedo*

“Show or hide the toolbar\nToggle ToolBar*
"Show or hide the status bar\nToggle StatusBar*

"Change the window size'
"Change the window position*
"Reduce the window to an icon*
“Enlarge the window to full size*
“Switch to the next document window*
"Switch to the previous document window*
“Close the active window and prompts to save the

"Restore the window to normal size*
“Activate Task List*
“Activate this window*

"Close print preview mode\nCancel Preview*

STRINGTABLE DISCARDABLE
BEGIN
ID_CAPTURE_START
“Start capturing data\nStart Capture*
ID_CAPTURE_STOP
“Stop capturing dataXnStop Capture*
ID_CAMERA_RELOADFIRMWARE "Reload camera firmwareXnReload Firmware*
ID_CAMERA_LOADFPGA
"Load camera FPGA bitmap fileXnLoad FPGA Bitmap*
END
STRINGTABLE DISCARDABLE
BEGIN
IDjCAMERAjCAPTUREFILE
ID_CAPTURE_SCROLL
bottom*
ID_CAPTURE_PARAMETERS
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“Capture raw data to a fileXnCapture File'
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Parameters...
END
STRINGTABLE DISCARDABLE
BEGIN
ID_STATUS_CAPTURE
ID_STATUS_VALUE
END

•CAPTURE'
“

000'

♦endif
// English (U.S.) resources
/////////////////////////////////////////////////////////////////////////////

♦ifndef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 3 resource.
//
♦define _AFX_NO_SPLITTER_RESOURCES
♦define _JAFX_NO_OLE_RESOURCES
♦define _AFX_NO_TRACKER_RESOURCES
♦define _AFX_NO_PROPERTY_RESOURCES
♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WIN32
LANGUAGE 9, 1
♦pragma code_page(1252)
♦endif
♦include ”res\larch.rc2' // non-Microsoft Visual C++ edited resources
♦include "afxres.rc”
// Standard components
♦include "afxprint.rc"
// printing/print preview resources
♦endif
/////////////////////////////////////////////////////////////////////////////
♦endif
// not APSTUDIO_INVOKED

B.3.3

MFC Files

To add in MFC support, the StdAfx hies are referenced. Not only do these hies include all
Windows and MFC functions and variables, they enable significantly faster application
compiling with the use o f precompiled headers.

B.3.3.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but
//
are changed infrequently
//
//♦define VC_EXTRALEAN// Exclude rarely-used stuff from Windows headers
♦include <afxwin.h>
♦include <afxext.h>
First Generation System Software Code

// MFC core and standard components
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♦ifndef J\FX_NO_AFXCMN_SUPPORT
♦include <afxcmn.h>// MFC support for Windows 95 Common Controls
♦endif // _AFX_NOJiFXCMN_SUPPORT
♦include <afxmt.h>

B.3.3.2 StdAfx.cpp
// stdafx.cpp : source file that includes just the standard includes
II
larch.pch will be the pre-compiled header
II
stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h*

B.3.4

CLarchApp:CYVinApp Class

B.3.4.1 larch.h
11

larch.h : main header file for the LARCH application

//
♦ifndef _AFXWIN_H_
♦error include 'stdafx.h' before including this file for PCH
♦endif
♦include "resource.h*

II

main symbols

♦define LARCH_MAGIC "UW_LARCH*
♦include "GetParams.h*
♦include "Camlnt.h*
/////////////////////////////////////////////////////////////////////////////
// CLarchApp:
I I See larch.cpp for the implementation of this class
11

class CLarchApp : public CWinApp

C
public:
// Added public members
void UpdateAll();
void StatusBarCapture (BOOL on)
void StatusBarGrayValue(int value);
void StatusBarText (LPSTR text) ;
Camlnt "camera;
public:
CLarchApp();
// Overrides
// ClassWizard generated virtual function overrides
//{(AFXJ/IRTUAL (CLarchApp)
public:
virtual BOOL Initlnstance();
virtual int Exitlnstance();
//})AFX_VIRTUAL
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// Implementation
//{(AFX_MSG(CLarchApp)
afx_msg void OnAppAbout () ;
// NOTE - the ClassWizard will add and remove member functions here.
//
DO NOT EDIT what you see in these blocks of generated code !
//} }AFX_J1SG
DECLARE_MESSAGE_MAP()

extern CLarchApp theApp;
lllllllllllllllllllllllllllllllllllllllllllllllllilllllllllllllllllllllllllll

B.3.4.2 larch.cpp
// larch.cpp : Defines the class behaviors for the application.

//
ii include "stdafx.h"

♦include "larch.h'
♦include
♦include
♦include
♦include
♦include
♦include
♦include

“MainFrm.h"
“ChildFrm.h"
"UnComp.h"
"Comp.h"
"Compl.h*
"larchCptDoc.h"
“larchCptView.h"

♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS_FILE
static char THIS_FILE[] =
♦endif

FILE_

/////////////////////////////////////////////////////////////////////////////
I I CLarchApp
BEGIN_MESSAGE_MAP(CLarchApp, CWinApp)
//{{AFX_MSG_MAP(CLarchApp)
ON_COMMAND(ID_APP_ABOUT, OnAppAbout)
// NOTE - the ClassWizard will add and remove mapping macros here.
//'
DO NOT EDIT what you see in these blocks of generated code!
//})AFX_MSG_MAP
// standard file based document conmands
ON_CCMMAND(ID_FILE_NEW, CWinApp:rOnFileNew)
ON_CCMMAND(ID_FILE_OPEN, CWinApp::OnFileOpen)
// Standard print setup comnand
0N_COlMAND (ID_FILE_PRIin,_SETUP, CWinApp::OnFilePrintSetup)
END_MESSAGE_MAP()

/////////////////////////////////////////////////////////////////////////////
I I CLarchApp construction
CLarchApp::CLarchApp!)

{
// TODO: add construction code here,
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// Place all significant initialization in Initlnstance

}
/////////////////////////////////////////////////////////////////////////////
// The one and only CLarchApp object
CLarchApp theApp;
/////////////////////////////////////////////////////////////////////////////
// CLarchApp initialization
BOOL CLarchApp::Initlnstance()
{
// Standard initialization
//If you are not using these features and wish to reduce the size
// of your final executable, you should remove from the following
// the specific initialization routines you do not need.
tifdef J\FXDLL
Enable3dControls();// Call this when using MFC in a shared DLL
#else
Enable3dControlsStatic();// Call this when linking to MFC statically
Itendif
camera = new Camlnt () ,// Disable MRU
LoadStdProfileSettings(0 /* 5 */),- // Load standard INI file options
(including MRU)
// Register the application's document templates. Document templates
// serve as the connection between documents, frame windows and views.
CMultiDocTemplate* pDocTemplate;
pDocTemplate = new CMultiDocTemplate(
IDR_CAPTURTYPE,
RUNTIME_CLASS(CLarchCptDoc),
RUNTIME_CLASS(CChildFrame), // custom MDI child frame
RUNTIME_CLASS(CLarchCptView));
AddDocTemplate(pDocTemplate);
// create main MDI Frame window
CMainFrame' pMainFrame = new CMainFrame;
if (!pMainFrame->LoadFrame (IDR_MAINFRAME))
return FALSE;
m_pMainWnd = pMainFrame;
// Enable drag/drop open
m_pMainWnd->DragAcceptFiles () ;
// Enable DDE Execute open
EnableShellOpen();
RegisterShellFileTypes(TRUE);
// Parse command line for standard shell coranands, DDE, file open
CCommandLinelnfo cmdlnfo;
ParseCommandLine (cmdlnfo)
// Dispatch commands specified on the contnand line
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if (IProcessShellCortmand(andlnfo))
return FALSE;
I I The main window has been initialized, so show and update it.
pMainFrame->ShowWindow (m_nCmdShow) ;
pMainFrame->UpdateWindow () ;

return TRUE;
}
/////////////////////////////////////////////////////////////////////////////
// CAboutDlg dialog used for App About
class CAboutDlg : public CDialog

{
public:
CAboutDlg();
// Dialog Data
//{(AFXJ5ATA(CAboutDlg)
enum { IDD = IDD_ABOUTBOX };
//})AFX_DATA
// ClassWizard generated virtual function overrides
//({AFX_VTRTUAL(CAboutDlg)
protected:
virtual void DoDataExchange(CDataExchange* pDX);
//)}AFX_VXRTUAL

II

DDX/DDV support

// Implementation
protected:
//{(AFX_MSG(CAboutDlg)
//No message handlers
//}}AFX_MSG
DECLARE_MESSAGE_MAP()

};
CAboutDlg::CAboutDlg() : CDialog(CAboutDlg::IDD)
{
//({AFX_DATA_INIT (CAboutDlg)
//}}AFX_DATA_INIT

}
void CAboutDlg: :DoDataExchange(CDataExchange* pDX)
(
CDialog::DoDataExchange(pDX);
//C{AFX_DATA_MAP(CAboutDlg)
//}}AFX_DATA_MAP

BEGIN_MESSAGE_MAP(CAboutDlg, CDialog)
//{(AFX_MSG_MAP(CAboutDlg)
/ /No message handlers
//})AFX_MSG_MAP
END_MESSAGE_MAP()
// App comnand to run the dialog
void CLarchApp::OnAppAbout()

C
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CAboutDlg aboutDlg;
aboutDlg.DoModal();
}
/////////////////////////////////////////////////////////////////////////////
// CLarchApp commands
int CLarchApp::ExitInstance()

C
// TODO: Add your specialized code here and/or call the base class
delete camera;
return CWinApp: :ExitInstance() ;
}
// Update Status Bar
void CLarchApp::StatusBarText(LPSTR text)
(

CMainFrame *wnd = (CMainFrame*)m_pMainWnd;
wnd->StatusBarText(text);
UpdateAll();

}
// Update Gray Value
void CLarchApp::StatusBarGrayValue(int value)

{
CMainFrame 'wnd = (CMainFrame*)m_pMainWnd;
wnd->StatusBarGrayValue(value);

)
// Update CAPTURE Status
void CLarchApp::StatusBarCapture(BOOL on)

{
CMainFrame *wnd = (CMainFrame*)m_pMainWnd;
wnd->StatusBarCapture(on);
)
void CLarchApp::UpdateAll0
(
m_pMainWtid->UpdateWindow() ;

}

B.3.5

CMainFrame Class

B.3.5.1 MainFrm.h
// MainFrm.h : interface of the CMainFrame class
//
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

class CMainFrame : public CMDIFrameWnd

C
DECLAREJDYNAMTC(CMainFrame)
public:
// Added public msnbers
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void StatusBarCapture(BOOL on) ;
void StatusBarGrayValue(inc value) ;
void StaCusBarText(LPSTR text);
CMainFrame();
// Attributes
public:
// Operations
public:
// Overrides
// ClassWizard generated virtual function overrides
//({AFX_VIRTUAL(CMainFrame)
virtual BOOL PreCreateWindow (CREATESTRUCT& cs) ;
//}}AFX_VIRTUAL
// Implementation
public:
virtual -CMainFrame();
#ifdef .DEBUG
virtual void AssertValidO const;
virtual void Dump(CDumpContext& dc) const;
♦endif
protected: // control bar embedded members
CStatusBar m_wndStatusBar;
CToolBar
m.wndToolBar;
// Generated message map functions
protected:
//C(AFX.MSG(CMainFrame)
afx_msg int OnCreate (LPCREATESTRUCT lpCreateStruct) ;
afx_msg void OnUpdateFilePrintSetup(CCmdUI* pCmdUI);
afx_msg void OnCameraCapturefile();
afx.msg void OnUpdateCameraCapturefile(CCmdUI* pCmdUI);
afx.msg void OnCameradjOadfpga () ;
afx_msg void OnUpdateCameraLoadfpga(CCmdUI* pCmdUI) ;
afx.msg void OnCameraReloadfirmwareO ;
afx.msg void OnUpdateCameraReloadfirmware(CCmdUI* pCmdUI);
afx.msg void OnTimer(UINT nIDEvent);
afx_msg void OnCloseO;
//}}AFX_MSG
DECLARE_MESSAGE_MAP ()
};
/////////////////////////////////////////////////////////////////////////////

B.3.5.2 MainFnn.cpp
// MainFrm.cpp : implementation of the CMainFrame class
//
♦include "stdafx.h'
♦include "larch.h'
♦include “t&inFrm.h'
♦ifdef .DEBUG
First Generation System Software Code
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•define new DEBUG_NEW
•undef THIS_FILE
static char THIS_FILE[] = _FILE_;
•endif
// Set EVENT id and delay value
•define TIMER_EVENT 123
•define TIMER_VALUE 1000
/////////////////////////////////////////////////////////////////////////////
I I CMainFrame
IMPLEMENT_DYNAMIC(CMainFrame, CMDIFrameWnd)
BEGIN_MESSAGE_MAP(CMainFrame, CMDIFrameWnd)
//{{AFX_MSG_MAP(CMainFrame)
ON_WM_CREATE()
ON_UPDATE_COMMAND_UI(ID_FILE_PRINT_SETUP, QnUpdateFilePrintSetup)
0N_C0MMAND(ID_CAMERA_CAPTUREFILE, OnCameraCapturefile)
ON_UPDATE_COMMAND_UI(ID_CAMERA_CAPTUREFILE, OnUpdateCameraCapturefile)
ON_COMMAND(ID_CAMERA_LOADFPGA, OnCameraLoadfpga)
ON_UPDATE_COMMAND_UI(ID_CAMERA_LOADFPGA, OnUpdateCameraLoadfpga)
ON_COMMAND(ID_CAMERA_RELOADFIRMWARE, OnCameraReloadfirmware)
ON_UPDATE_COMMAND_UI (ID_CAMERA_RELOADFIRMWAFtE, OnUpdateCameraReloadfirmware)
ON_WM_TIMER()
ON_WM_CLOSE()
//})AFX_MSG_MAP
// Global help commands
ON_COMMAND(ID_HELP_FINDER, CMDIFrameWnd::OnHelpFinder)
ON_COMMAND(ID_HELP, CMDIFrameWnd::OnHelp)
ON_COMMAND(ID_CONTEXT_HELP, CMDIFrameWnd::OnContextHelp)
ON_COMMAND(ID_DEFAULT_HELP, CMDIFrameWnd::OnHelpFinder)
END_MESSAGE_MAP()
// Adjust status bar indicators
static UINT indicators[1 =
{
ID_SEPARATOR,
// status line indicator
ID_STATUS_VALUE,
ID_STATUS_CAPTURE
/*

ID_INDICATCR_CAPS,
ID_INDICATOR_NUM,
ID_INDICATOR_SCRL,
*/
};
/////////////////////////////////////////////////////////////////////////////
II

CMainFrame construction/destruction

CMainFrame::CMainFrame ()
{
// TODO: add member initialization code here
}
CMainFrame::-CMainFrame ()
I
}
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int CMainFrame::OnCreate(LPCREATESTRUCT lpCreateStruct)

{
// Create Toolbar
if (CMDIFrameWnd::OnCreate(lpCreateStruct) == -1)
return -1;
if (!m_wndToolBar.Create(this) ||
!mjwndToolBar.LoadToolBar(IDR_MAINFRAME))

C
TRACEO("Failed to create toolbar\n");
return -1;
// fail to create

)
// Create Status Bar
if (!m_wndStatusBar.Create(this) ||
!m_wndStatusBar.Setlndicators(indicators,
sizeof(indicators)/sizeof(UINT)))
(
TRACEO("Failed to create status bar\n”);
return -1;
// fail to create
)

// TODO: Remove this if you don't want tool tips or a resizeable toolbar
m_wndToolBar.SetEarStyle(m_wndToolBar.GetBarStyle() |
CBRS_TOOLTIPS | CBRS_FLYBY | CBRS_SIZE_DYNAMIC);

// TODO: Delete these three lines if you don't want the toolbar to
II
be dockable
m_wndToolBar.EnableDocking(CBRS_ALIGNJlNY);
EnableDocking(CBRS_ALIGN_ANY);

DockControlBar(&m_wndToolBar);
// Setup timer for reading incoming serial data
SetTimer (TIMER_EVENT, TIMER_VALUE,NULL) ;
int width;
UINT duircny;
// Setup Statusbar item widths and attributes
m_wndStatusBar.GetPaneInfo( m_wndStatusBar.CommandToIndex(ID_STATUS_VALUE),
dummy, dummy, width);

m_wndStatusBar.SetPanelnfo( mjwndStatusBar.CommandToIndex(ID_STATUS_VALUE),
ID_STATUS_VALUE, SBPS_NORMAL, width+2);
// mjwndStatusBar.SetPaneText( mjwndStatusBar.ComnandToIndex(ID_STATUS_VALUE),
"O', TRUE);
// Turn OFF CAPTURE Indicator
StatusBarCapture(FALSE);
// Disable any gray value output
StatusBazGrayValue(-l);
return 0;
}

BOOL CMainFrame::PreCreateWindow(CREATESTRUCT& cs)
(
// TODO: Modify the Window class or styles here by modifying
// the CREATESTRUCT cs
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// Add horizontal and vertical scroll bars
cs.style|=WS_HSCROLL|WS.VSCROLL;
return CMDIFrameWnd::PreCreateWindow(cs);
}
/////////////////////////////////////////////////////////////////////////////

// CMainFrame diagnostics
(iifdef _DEBUG
void CMainFrame::AssertValid() const
C
CMDIFrameWnd::AssertValid();
}

void CMainFrame::Dump(CDumpContextfc dc) const
{
CMDIFrameWnd::Dump(dc);
}
#endif //.DEBUG
/////////////////////////////////////////////////////////////////////////////

// CMainFrame message handlers
void CMainFrame::OnUpdateFilePrintSetup(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here
// Disable printing
pCmdUI->Enable(FALSE);
}

void CMainFrame::OnCameraCapturefile()
{
// TODO: Add your command handler code here
// Route to camera class
theApp.camera->CaptureFile();
)

void CMainFrame::OnUpdateCameraCapturefile(CCmdUI* pCmdUI)
(

// TODO: Add your command update UI handler code here
// Enable FILE Menu
pCmdUI->Enable(TRUE);
}
void CMainFrame::OnCameraLoadfpga()
{
// TODO: Add your command handler code here
// Look for all .FPG files
CFileDialog dialog! TRUE, “fpg", NULL,
OFN.HIDEREADONLY | OFN.EXPLORER | OFN.FILEMUSTEXIST | OFN.PATHMUSTEXIST,
*FPGA Files (*.fpg)|*.fpg||*, NULL );
CString title("Load FPGA bitmap');
dialog .m_ofh.lpstrTitle = title;
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if (dialog.DoModal()==IDOK)
{

theApp.UpdateAll();
CString file;
file=dialog.GetPathName()
// Call camera class to perform the operation
if (theApp.camera->LoadFPGA(file)==FALSE)
C
MessageBoxf (CString)'Could not load l'+file+" .','Load FPGA Bitmap
Error',MB_ICONSTOP);
>
}

void CMainFrame::OnUpdateCameraLoadfpga(CCmdUI* pCmdUI)
{

// TODO: Add your command update UI handler code here
// Enable FPGA bitmap loading
pCmdUI->Enable(TRUE);

void CMainFrame::OnCameraReloadfirmware()
(
// TODO: Add your command handler code here
// Route to camera class
theApp.camera->ReloadFirmware();

void CMainFrame::OnUpdateCameraReloadfirmware(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here
// Enable menu item
pCmdUI->Enable(TRUE);

void CMainFrame::OnTimer(UINT nIDEvent)
{

// TODO: Add your message handler code here and/or call default
// When the timer event occurs, route to camera class
if (nIDEvent==TIMER_EVENT)
(

theApp.camera->TimerHit();
}

CMDIFrameWnd: :OnTimer(nIDEvent);
}

void CMainFrame::OnClose()
{
// TODO: Add your message handler code here and/or call default
// Stop timer when application closes
KillTimer (TIMER_EVENr) ;
CMDIFramtiWhd: :GnCioseO ;
}
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void CMainFrame::StatusBarText(LPSTR text)
C
// Update status bar text and force redraw
mjwndStatusBar.SetPaneText(0,text,TRUE);
mjwndStatusBar.UpdateWindow();

void CMainFrame::StatusBarGrayValue(int value)
{
// Update gray value text if between 0 and 255
if (value<0 || value > 255)
{

mjwndStatusBar.SetPaneStyle(
mjwndStatusBar.CommandToIndex(ID_STATUS_VALUE), SBPS_DISABLED) ;
}

else
(

char string[5],
_itoa(value,string, 10) ,mjwndStatusBar.SetPaneText (
mjwndStatusBar.CommandToIndex(ID_STATUS_VAUJE), string, TRUE) ,mjwndStatusBar.SetPaneStyle (
mjwndStatusBar.CommandToIndex(ID_STATUS_VALUE), SBPS_NORMAL);
)

void CMainFrame::StatusBarCapture(BOOL on)
{
// Enable/Disable CAPTURE indicator
if (on==TRUE)
(

mjwndStatusBar.SetPaneStyle(
mjwndStatusBar.CommandToIndex(ID_STATUS_CAPTURE), SBPS_NORMAL);
)
else
{
mjwndStatusBar.SetPaneStyle(
mjwndStatusBar.CommandToIndex(ID_STATUSJCAPTURE), SBPS_DISABLED);
)

B.3.6

CChildFrame Class

B.3.6.1 C hildFrm .h
// ChildFrm.h : interface of the CChildFrame class
II

////////////////////////////// /////////////////// /// /////////////////////////

class CChildFrame : public CMDIChildWhd
(
DECLARE_DYNCREATE(CChildFrame)
public:
CChildFrame 0 ,// Attributes
public:
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II Operations
public:
// Overrides
I I ClassWizard generated virtual function overrides
//{(AFX_VIRTUAL(CChildFrame)
virtual BOOL PreCreateWindow(CREATESTRUCT& cs);
I I } } AFX_VIRTUAL
// Implementation
public:
virtual -CChildFrame();
♦ifdef _DEBUG
virtual void AssertValidO const;
virtual void Dump(CDumpContexti dc) const;
♦endif
// Generated message map functions
protected:
//((AFX_MSG(CChildFrame)
afx_msg BOOL OnSetCursor(CWhd* pWnd, UINT nHitTest, UINT message);
//}}AFX_MSG
DECLARE_MESSAGE_MAP()

};
/////////////////////////////////////////////////////////////////////////////

B.3.6.2 C hildFrm .cpp
// ChildFrm.cpp : implementation of the CChildFrame class
11

♦include "stdafx.h*
♦include "larch.h*
♦include "ChildFrm.h*
♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS_FILE
static char THIS_FILE[] =
♦endif

FILE

;

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

CChildFrame

IMPLEMENr_DYNCREATE(CChildFrame,

CMDIChildWhd)

BEGIN_MESSAGE_MAP(CChildFrame, CMDIChildWnd)
//((AFX_MSG_MAP(CChildFrame)
ON_WM_SETCURSOR()
//}}AFX_MSG_MAP
END_MESSAGE_MAP()
i t i i i n i i i i i i i i i i i u i m i i i i i i i i i i i i i i n t i i i i n i i i n i i i t i i i i u i i i i n i t i i i i m
II

CChildFrame construction/destruction

CChildFrame::CChildFrame()
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{
// TODO: add member initialization code here
}
CChildFrame::-CChildFrame()
t
}
BOOL CChildFrame::PreCreateWindow(CREATESTRUCT& cs)
{
I I TODO: Modify the Window class or styles here by modifying
// the CREATESTRUCT cs
return CMDIChildWhd::PreCreateWindow(cs);
}
/////////////////////////////////////////////////////////////////////////////
II

CChildFrame diagnostics

lifdef .DEBUG
void CChildFrame::AssertValid() const
{

CMDIChildWnd::AssertValid();
}
void CChildFrame::Dump(CDumpContexti dc) const
(
CMDIChildWnd::Dump(dc);
)

#endif //.DEBUG
/////////////////////////////////////////////////////////////////////////////

// CChildFrame message handlers
BOOL CChildFrame::OnSetCursor(CWhd* pWnd, UINT nHitTest, UINT message)
{

// TODO: Add your message handler code here and/or call default
// Disable gray value when pointer is off the window
if (nHitTest != HTCLIENT)
{

theApp.StatusBarGrayValue(-l);
)

return CMDIChildWnd::OnSetCursor(pWnd, nHitTest, message);
}

B.3.7

CLarchCptView Class

B.3.7.1 LarchCptView.h
II

larchCptView.h : header file

//

/m m / / i i i i i i i i i i i i u
// CLarchCptView view

u

i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i

m

n u

/

class CLarchCptView : public CScrollView
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{

protected:
CLarchCptViewO
1 1 protected constructor used by dynamic creation
DECLARE_DYNCREATE(CLarchCptView)
// Attributes
public:
// Add public members
BOOL m.movetobottom;
// Operations
public:
void MoveToBottoml);
// Overrides
// ClassWizard generated virtual function overrides
//{{AFX_VIRTUAL(CLarchCptView)
protected:
virtual void OnDraw(CDC* p D C ) // overridden to draw this view
virtual void OnlnitialUpdateO ;
// first time after construct
virtual void OnUpdate(CView* pSender, LPARAM lHint, CObject* pHint);
//})AFX_VIRTUAL
// Implementation
protected:
virtual -CLarchCptViewO;
#ifdef .DEBUG
virtual void AssertValidl) const;
virtual void Dump(CDumpContext& dc) const;
lendif
// Generated message map functions
//C(AFX_MSG(CLarchCptView)
afx.msg void OnUpdateFilePrint(CCmdUI* pCmdUI);
afx.msg void OnUpdateFilePrintPreview(CCmdUI* pCmdUI);
afx_msg void OnUpdateFilePrintSetup(CCmdUI* pCmdUI);
afx_msg BOOL OnEraseBkgnd(CDC* pDC);
afx_msg void OnKeyPageup();
afx.msg void OnKeyPagedown();
afx_msg void OnKeyDownO ;
afx.msg void OnKeyUpO;
afx_msg void OnKeyEndO;
afx.msg void OnKeyHomeO ;
afx.msg void OnKeyLeft();
afx_msg void OnKeyRightO ;
afx.msg void OnCaptureStart();
afx.msg void OnCaptureStop();
afx.msg void OnUpdateCaptureStart(CCmdUI* pCmdUI);
afx_msg void OnUpdateCaptureStop(CCmdUI* pCmdUI);
afx.msg void OnCaptureScroll();
afx_msg void OnUpdateCaptureScroll(CCmdUI* pCmdUI);
afx.msg void OnUpdateCaptureParameters(CCmdUI* pCmdUI);
afx_msg void OnCaptureParameters();
afx.msg void OnMouseMove (UIOT nFlags, CPoint point) ;
afx.msg void OnSetFocus(CWnd* pOldWnd);
afx_msg void OnUpdateFileSave(CCmdUI* pCmdUI);
afx_msg void OnUpdateFileSaveAs (CCmdUI* pCmdUI) ;
afxjnsg void OnUpdateFileOpen(CCmdUI* pCmdUI);
» •« * A
M•
w i n u n w w w y j \I t
afxjnsg void OnUpdateEditCopy (CCmdUI* pCmdUI) ;
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//}}AFX_MSG
DECLARE_MESSAGE_MAP()
};
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

B.3.7.2 LarchCplView.cpp
// larchCptView.cpp : implementation file
//

♦include
♦include
#include
♦include
♦include
♦include
♦include

“stdafx.h”
"larch.h”
"larchCptView.h”
"UnComp.h'
"Comp.h”
"Compl.h”
“larchCptDoc.h”

♦ifdef .DEBUG
♦define new DEBUG_NEW
♦undef THIS.FILE
static char THIS_FILE[] = _FILE_;
♦endif
/////////////////////////////////////////////////////////////////////////////

// CLarchCptView
IMPLEMENT.DYNCREATE(CLarchCptView, CScrollView)
CLarchCptView::CLarchCptView!)
(
)
CLarchCptView::-CLarchCptView!)
{
}

BEGIN_MESSAGE_MAP(CLarchCptView, CScrollView)
//{(AFX.MSG.MAP(CLarchCptView)
ON.UPDATE.COMMAND.UI(ID.FILE.PRINT, OnUpdateFilePrint)
ON.UPDATE.COMMAND.UI(ID.FILE.PRINT.PREVIEW, OnUpdateFilePrintPreview)
ON.UPDATE.COMMAND.UI(ID.FILE.PRINT.SETUP, OnUpdateFilePrintSetup)
ON.WM.ERASEBKGND()
ON.COMMAND(ID.KEY.PAGEUP, OnKeyPageUp)
ON.COMMAND(ID.KEY.PAGEDOWN, OnKeyPagedown)
ON.COMMAND (ID.KEY.DCMN, OnKeyDown)
ON.COMMAND(ID_KEY_UP, OnKeyUp)
ON.COMMAND(ID.KEY.END, OnKeyEnd)
ON.COMMAND(ID.KEY.HQME, OnKeyHome)
ON.COMMAND(ID.KEY.LEFT, OnKeyLeft)
ON.COMMAND(ID.KEY.RIGHT, OnKeyRight)
ON.COMMAND(ID.CAPTURE.START, OnCaptureStart)
ON.COMMAND(ID_CAPTURE_STOP, OnCaptureStop)
ON.UPDATE.COMMAND.UI (ID.CAPTURE.START, OnUpdateCaptureStart)
ON_UPDATE.COMMAND.UI(XD.CAPTURE.STOP. OnUpdateCaptureStop)
ON.COMMAND(ID.CAPTURE.SCROLL, OnCaptureScroll)
ON.UPDATE.COMMAND.UI(ID.CAPTURE.SCROLL, OnUpdateCaptureScroll)
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ON_UPDATE_COMMMJD_UI (ID_CAPTURE_PARAMETERS, OnUpdateCaptureParameters)
ON_COMMAND(ID_CAPTURE_PARAMETERS, OnCaptureParameters)
ON_WH_MOUSEMOVE()
ON_WM_SETFOCUS()

ON_UPDATE_COMMAND_UI(ID_FILE_SAVE( OnUpdateFileSave)
ON_UPDATE_COMMAND_UI(ID_FILE_SAVE_AS, OnUpdateFileSaveAs)
ON_UPDATE_COMMAND_UI(ID_FILE_OPEN, OnUpdateFileOpen)
ON.COMMAND(ID_EDIT_COPY, OnEditCopy)
ONJJPDATE_COMMAND_UI(ID_EDIT_COPY, OnUpdateEditCopy)
//}}AFX_MSG_MAP
END_MESSAGE_MAP()
/////////////////////////////////////////////////////////////////////////////

// CLarchCptView drawing
void CLarchCptView::OnInitialUpdate()
C
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
// always disable capture follow
m_jnovetobottom=FALSE;
CScrollView::OnInitialUpdate();
// TODO: calculate the total size of this view
// set scroll bar sizes based on the associated document size
SetScrollSizes(MM_TEXT, pDoc->GetScrollSize());

void CLarchCptView::OnDraw(CDC* pDC)
{
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
// call uncompressed data class to repaint
pDoc->m_uncompdata->Paint(pDC);

/////////////////////////////////////////////////////////////////////////////

// CLarchCptView diagnostics
(iifdef _DEBUG
void CLarchCptView::AssertValid() const
(
CScrollView::AssertValid();
}
void CLarchCptView::Dump(CDumpContext& dc) const
{
CScrollView: :Dump(dc) ;
}
#endif //_DEBUG
/////////////////////////////////////////////////////////////////////////////

// CLarchCptView message handlers
void CLarchCptView::OnUpdateFilePrint(CCmdUI* pCmdUI)
(
1 1 TODO: Add your command update UI handler code here
// Disbable printing
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pCmdUI->Enable(FALSE);

void CLarchCptView::OnUpdateFilePrintPreview(CCmdUI* pCmdUI)

{
// TODO: Add your command update UI handler code here
// Disable print preview
pCmdUI->Enable(FALSE);

void CLarchCptView:;CnUpdateFilePrintSetup(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here
// Disable Print setup
pCmdUI->Enable(FALSE);

BOOL CLarchCptView::OnEraseBkgnd(CDC* pDC)
{
// TODO: Add your message handler code here and/or call default
// Erase the background of the window with default window colour
// don't proceed to standard call
CBrush br( GetSysColor( COLOR_WINDOW ) );
Fi1lOutsideRect( pDC, &br );
return TRUE;

// Erased

}
void CLarchCptView::OnKeyPageup()
(

// TODO: Add your command handler code here
// Move display pointer up client height for page up
CPoint point = GetScrollPositionO ;
CRect rect;
GetClientRect(&rect)
point.y-=rect.Height();
ScrollToPosition(point);
}
void CLarchCptView::OnKeyPagedown()
C
// TODO: Add your command handler code here
// Move display pointer down client height for page up
CPoint point = GetScrollPositionO
CRect rect;
GetClientRect(&rect);
point.y+=rect.Height();
ScrollToPosition(point);
}

void CLarchCptView::OnKeyDown()
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{

// TODO: Add your coimtand handler code here
// Move display pointer down a 10th of the client height for down
CPoint point = GetScrollPositionO ;
CRect rect;
GetClientRect(irect);
point.y+=rect.Height()/10;
ScrollToPosition(point);
}

void CLarchCptView::OnKeyUp()
(
// TODO: Add your command handler code here
// Move display pointer up a 10th of the client height for up
CPoint point = GetScrollPositionO;
CRect rect;
GetClientRect (Street) ;
point.y-=rect.Height 0 /10;
ScrollToPosition(point);
)
void CLarchCptView::OnKeyEnd()
(

// TODO: Add your command handler code here
// Move to bottom for end
CSize size=GetTotalSize();
CPoint point(0,size.cy);
ScrollToPosition(point);
}
void CLarchCptView::OnKeyHome()

(
// TODO: Add your command handler code here
// Move to top for home
CPoint point(0,0);
ScrollToPosition(point);
}
void CLarchCptView::OnKeyLeft()
(
// TODO: Add your command handler code here
// Move display pointer left a 10th of the client width for left
CPoint point = GetScrollPositionO;
CRect rect;
GetClientRect(irect);
point.x-=rect.Width()/10;
ScrollToPosition(point);
}
void CLarchCptView::OnKeyRight()
{
// TODO: Add your comnand handler code here
// Move display pointer right a 10th of the client width for right
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CPoint point = GetScrollPositionO?
CRect rect;
GetClientRect (Street) ;
point.x+=rect.Width()/10;
ScrollToPosition(point);
}

void CLarchCptView: :OnCaptureStart()

(
// TODO: Add your comnand handler code here
I I Call camera class to start capture
theApp.camera->StartCapture(GetDocument());
// Disable capture button if capture started
theApp.StatusBarCapture(theApp.camera->IsCapturing(GetDocument ()))?

void CLarchCptView: :OnCaptureStop()
(

TODO: Add your command handler code here
// Call camera class to start capture
theApp.camera->StopCapture(GetDocument());
// Enable capture button if capture stopped
theApp.StatusBarCapture(theApp.camera->IsCapturing(GetDocument0))?
II

void CLarchCptView: :OnUpdateCaptureStart(CCmdUI* pCmdUI)
(

// TODO: Add your command update UI handler code here
// Get document info to update Capture start button indicator
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
pCmdUI->Enable(theApp.camera->CanStartCapture(pDoc,pDoc>m_versionmajor,pDoc->m_versionminor))?
}
void CLarchCptView: :OnUpdateCaptureStop(CCmdUI* pCmdUI)
C
// TODO: Add your command update UI handler code here
// Get document info to update Capture stop button indicator
pCmdUI->Enable(theApp.camera->CanStopCapture(GetDocument0 ))?

void CLarchCptView: :OnUpdate(CView* pSender, LPARAM lHint, CObject* pHint)
{
// TODO: Add your specialized code here and/or call the base class
// Adjust scroll bar sizes on update
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument0?
SetScrollSizes(MM_TEXT, pDoc->GetScrollSize());
}

void CLarchCptView: :MoveToBottom()
{
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument 0;
// Adjust scroll bar sizes
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SetScrollSizes(MM_TEXT, pDoc->GetScrollSize()) ;
I I Get total sizes
CSize size=GetTotalSize ();
CRect rect;
GetClientRect (&rect)
I I Clear area client doesn't fill
if (rect.Height()>size.cy)
C
Invalidate(FALSE);

}

if (m_movetobottom==TRUE && rect.Height()<size.cy)
C
// Move scroll position to maximum bottom
CPoint point = GetScrollPositionO;
point.y = size.cy;
ScrollToPosition(point);
}

}
void CLarchCptView::OnCaptureScroll()
{
// TODO: Add your command handler code here
// Toggle follow mode when button pressed
m_movetobottom = (mjnovetobottom;

void CLarchCptView::OnUpdateCaptureScroll(CCmdUI* pCmdUI)
(
// TODO: Add your command update UI handler code here
// Enable follow button
pCmdUI->Enable(TRUE);
// Set button state based
pCmdUI->SetCheck(m_movetobottom);
}
void CLarchCptView::OnUpdateCaptureParameters(CCmdUI* pCmdUI)
C
// TODO: Add your command update UI handler code here
// Enable parameters button if we can capture
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
pCmdUI->Enable(theApp.camera->CanCaptureParams(pDoc->m_versionmajor,pDoc>m_versionminor));
}
void CLarchCptView: :OnCaptureParameters()
{
// TODO: Add your conmand handler code here
// Route to camera class
theApp.camera->CaptureParams();
}
void CLarchCptView: :OnMbuseMbve(UINT nFlags, CPoint point)
C
// TODO: Add your message handler code here and/or call default
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// Get scroll bar position to get a relative location
CPoint scroll =GetScrollPosition();
scroll = scroll + point;
// TRACE2("Point: %d, %d\n*,scroll.x,scroll.y) ;
// Make sure the point exists in the document
CSize size=GetTotalSize();
if (scroll.x <= size.cx it scroll.y <= size.cy)
C
// Get gray value from document
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument() ;
int value = pDoc->m_uncompdata->GetValue (scroll.x, scroll.y) ;
// Update indicator display
theApp.StatusBarGrayValue(value);
}
else
(
// Don't show it if it doesn't exist
theApp.StatusBarGrayValue(-l);
}

// Continue to MFC call
CScroll V i e w : : OnMouseMove(nFlags, point);
}

void CLarchCptView::OnSetFocus(CWnd* pOldWnd)
(
CScrollView::0nSetFocus(p01dWhd);
// TODO: Add your message handler code here
// Update capture indicator when focus changes between sub documents
theApp.StatusBarCapture (theApp.camera->IsCapturing (GetDocument {))),*

void CLarchCptView: :OnUpdateFileOpen(CCmdUI* pCmdUI)
C
// TODO: Add your command update UI handler code here
// Disbale open function when capturing
pCmdUI->Enable(theApp.camera->IsCapturing(NULL));

void CLarchCptView: :OnUpdateFileSave(CCmdUI* pQndUI)
(
// TODO: Add your conmand update UI handler code here
I I Disable save function when capturing
pCmdUI->Enable(theApp.camera->IsCapturing (NULL) ) ;

void CLarchCptView::OnUpdateFileSaveAs(CCmdUI* pCmdUI)
(
// TODO: Add your command update UI handler code here
// Disable save as when capturing
pCmdUI->Enable(theApp.camera->IsCapturing(NULL));

void CLarchCptView: :OnEditCopy()
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// TODO: Add your cormand handler code here
CDC *pDC;
// Copy capture data to windows clipboard
I I Try to open clipboard
if (OpenClipboardO )
C
// Clean it first
EmptyClipboard () ;

// get a draw context
pDC = GetDCO ;
I I locate our parent document
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();

// Call sub class
pDoc->m_uncompdata->CopyAll(pDC);
// Release draw context
ReleaseDC(pDC);
// Close clipboard
CloseClipboardl);
}
else
{
// Beep if we can't open the clipboard
MessageBeep(O);
}

void CLarchCptView: :OnUpdateEditCopy(CCmdUI* pCmdUI)
C
// TODO: Add your command update UI handler code here
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument0;
// Update copy all button if sub class says we can
pCmdUI->Enable(pDoc->m_uncompdata->CanCopyAll());

B.3.8

CLarchCptDoc Class

B.3.8.1 LarchC ptD oc.h
II

larchCptDoc.h : interface of the CLarchCptDoc cleiss

//
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

class CLarchCptDoc : public CDocument
{
protected: I I create from serialization only
r*r

I\ .
v / r

DECLAREJDYNCREATE(CLarchCptDoc)
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II Attributes
public:
// Added public members
UnComp *m_uncompdata;
Comp *m_compdata;
BYTE m_compressor;
int m.linelength;
CString m_compressomame ;
int m_vers ionmaj or;
int m_versionminor;
CString m_oldtitle,m_newtitle;
// Operations
public:
void UpdateForCapture();
CSize GetScrollSize();
BOOL InitDocument () ;
// Overrides
// ClassWizard generated virtual function overrides
//C(AFX.VIRTUAL(CLarchCptDoc)
public:
virtual BOOL OnNewDocument();
virtual void Serialize(CArchive& ar);
virtual void OnCloseDocument( ) ;
virtual BOOL OnOpenDocument(LPCTSTR lpszPathName);
virtual void SetTitle(LPCTSTR IpszTitle) ;
I I } } AFXJ/IRTUAL
// Implementation
public:
virtual -CLarchCptDoc();
#ifdef .DEBUG
virtual void AssertValidl) const;
virtual void Dump(CDumpContextfc dc) const;
tendif
protected:
// Generated message map functions
protected:
//{(AFX.MSG(CLarchCptDoc)
afx_msg void OnCaptureStart();
afx_msg void OnCaptureStop();
//}}AFX_MSG
DECLARE_MESSAGE_MAP ()

};
// File magic information
#define SERIALIZE.MAGIC'CAPT'

Ifdefine SERIALIZE.BESTVERSIONOxOOOOOOOl
/////////////////////////////////////////////////////////////////////////////

B.3.8.2 LarchCptDoc.cpp
// larchCptDoc.cpp : implementation of the CLarchCptDoc class
II
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♦include “stdafx.h*
♦include "larch.h'
♦include
♦include
♦include
♦include
♦include

“UnComp.h'
"Comp.h*
"Compl.h'
"larchCptDoc.h'
"larchCptView.h"

extern CLarchApp theApp;
♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS_FILE
static char THIS_FILE[] =
♦endif

FILE

;

/////////////////////////////////////////////////////////////////////////////
// CLarchCptDoc
IMPLEMENT_DYNCREATE(CLarchCptDoc, CDocument)
BEGIN_MESSAGE_MAP(CLarchCptDoc, CDocument)
//{(AFX_MSG_MAP(CLarchCptDoc)
ON_COMMAND(ID_CAPTURE_START, OnCaptureStart)
ON_COMMAND(ID_CAPTURE_STOP. OnCaptureStop)
//}}AFX_MSG_MAP
END_MESSAGE_MAP()
/////////////////////////////////////////////////////////////////////////////
// CLarchCptDoc construction/destruction
CLarchCptDoc::CLarchCptDoc()
{
// TODO: add one-time construction code here
// Initialize document variables
m_compdata = NULL;
m_uncompdata = NULL;
m_compressor = 0;
m_compressomame =
m_versionmajor = 0;
m_versionminor = 0;
m_oldtitle = n";
}
CLctrchCptDoc::-CLarchCptDoc ()
(
}
BOOL CLarchCptDoc::OnNewDocument()
{
m_compdata = NULL;
m_uncompdata = NULL;
// Try to create a new document
if (!CDocument::OnNewDocument())
return FALSE;
// TODO: add reinitieilization code here
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// If we can't talk to the camera, don't create a new document
if (theApp.camera->DocumentOpen()==FALSE)
{
return FALSE;
}
// Get information from camera class
m_compressor = theApp.camera->GetCompressor();
m_linelength = theApp.camera->GetLineLength ();
m_versionmajor = theApp.camera->GetVersionMajor();
m_versionminor = theApp.camera->GetVersionMinor() ;
m_compressorname = theApp.camera->GetTitle();
if (InitDocument()==FALSE)
(
return FALSE;
}
// Test document data for testing
/*
int i, j;
UnCompLine 'line;
for (j=0;j<256;j++)
{
line=new UnCompLine(m_uncompdata, j);
for (i=0;i<1024;i++)
line->m_pointer[i]=0; // (i-t-j) & 255;
delete line;
}
*/
// (SOI documents will reuse this document)
return TRUE;

BOOL CLarchCptDoc::InitDocumentO
(
TRACEO("CLarchCptDoc::InitDocument()\n");
// Create uncompressed video storage
if (m_linelength > 0 )
C
m_uncompdata = new UnComp (m_linelength) ;
}
else
{
// Error out if it can't
mjuncompdata = NULL;
m_compdata = NULL;
return FALSE;
}
//If data is RLE encoded, create "Compl” RLE compressed data
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if (m_compressor==l)
{
m_compdata = new Compl(m_uncompdata);
}
else
{
delete n\_uncompdata;
m_uncompdata = NULL;
return FALSE;
}
// Set document title to name plus compressor name
m_newtitle = m_oldtitle + * (" + m_compressomame + *)•;
CDocument::SetTitle(m_newtitle);
return TRUE;

/////////////////////////////////////////////////////////////////////////////
I I CLarchCptDoc serialization
void CLarchCptDoc::Serialize(CArchivei ar)
{
// File operations
if (ar.IsStoringO)
{
I I TODO: add storing code here
// Saving data
// Write global magic data
ar.Write(LARCH_MAGIC,sizeof(LARCH_MAGIC)-1);
// Write module magic data
ar.Write(SERIALIZE_MAGIC,sizeof(SERIALIZE_MAGIC)-1);
// Write version
ar « (EWORD) SERIALIZE_BESTVERSION;
//
ar
ar
ar
ar
ar

Write document information
« m_compressor;
« m_linelength;
« m_compressomame;
« m_versionmajor;
« m_versionminor;

// Call compressed data class to write data
m_compdata->Serialize(ar);
}
else
{
// TODO: add loading code here
// Load compressed data
DWORD file_version;
BYTE check_main[sizeof (LARCHJ&GIC) -1] ;
BYTE check_sub[sizeof (SERIALIZEJSIAGIC) -11 ;
// Check global type
ar.Read (check-main, sizeof (checkjnain));
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if (strnarqpt (const char *)check_main,LARCHJlAGIC,sizeof (checkjnain))!=0)
C
AfxThrov/ArchiveException(CArchiveException: -.badlndex) ;
}
// Check module type
ar.Read(check_sub, sizeof (check_sub))
if (stmcmpt (const char
*)check_sub, SERIALIZEJ4AGIC,sizeof (check_sub))1=0)
(
AfxThrowArchiveException(CArchiveException::badlndex);
}
// Check version
ar » (EWORD) file_version;
if (file_version>SERIALIZE_BESTVERSION)
{
AfxThrowArchiveException(CArchiveException: :badSchetna) ;
}
//
ar
ar
ar
ar
ar

Load document variables
» m_compressor;
» m_linelength;
» m_compressomame ;
» m_versionmajor;
» m_versionminor;

// Can we create a document?
if (InitDocument()==FALSE)
{
AfxThrowArchiveException(CArchiveException::generic);
}
// Call compressor to finish the load
m_compdata->Serialize(ar);
)
}
/////////////////////////////////////////////////////////////////////////////
// CLarchCptDoc diagnostics
iifdef _DEBUG
void CLarchCptDoc::AssertValid() const
{
CDocument::AssertValid():
}
void CLarchCptDoc::Dump(CDumpContext& dc) const
C
CDocument: .-Dump(dc)
)
tendif //_DEBUG
I l l l l l l l l i m i l l l l l l l l l l l l l l l l i l l l l l l l l l l l l l l l l l l l l l l l U l l i l l l l U I I I I I I I I I I I I

// CLarchCptDoc commands
void CLarchCptDoc::OnCaptureStart()
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// TODO: Add your command handler code here

void CLarchCptDoc::OnCaptureStop()
t
// TODO: Add your command handler code here

void CLarchCptDoc::OnCloseDocument0
C
// TODO: Add your specialized code here and/or call the base class
// Unallocate all memory for the document
theApp.camera->DocumentClose(this);
if (n\_compdata != NULL)
{
delete m_compdata;
}
m_compdata = NULL;
if (n\_uncompdata != NULL)
{
delete m_uncompdata;
)
m_uncompdata = NULL;
CDocument:-.OnCloseDocument () ;

BOOL CLarchCptDoc::OnOpenDocument(LPCTSTR IpszPathName)
{
// Create most data structures here
if (theApp.camera->DocumentOpen()==FALSE)
{
return FALSE;
}
if (!CDocument::OnOpenDocument(IpszPathName))
{
if (m_compdata != NULL)
C
delete m_compdata;
}
m_compdata = NULL;
if (m_uncompdata != NULL)
C
delete m_uncompdata;
}
m_uncompdata = NULL;
return FALSE;
}
II

TODO: Add your specialized creation code here

return TRUE;
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CSize CLarchCptDoc::GetScrollSize()
{
// Get data from compressor class
CSize sizeTotal = m_conpdata->GetSize();
return sizeTotal;
}
void CLarchCptDoc::UpdateForCapture()
C
// Update all capture windows associated with the single document
POSITION pos = GetFirstViewPositionO ;
while (pos != NULL)
{
CLarchCptView* pView = (CLarchCptView*) GetNextView(pos);
pView->MoveToBottom() ;
}

void CLarchCptDoc::SetTitie(LPCTSTR IpszTitle)
(
// TODO: Add your specialized code here and/or call the base class
TRACEO("CLarchCptDoc::SetTitle()\n”);
// Modify title to add compressor name
CString oldtitle(IpszTitle);
if (m_oldtitle != oldtitle)
{
m_oldtitle = oldtitle;
m_newtitle = m_oldtitle + *("+• m_compressomame + “)';
}
CDocument::SetTitle(m_newtitle);

B.3.9

Cam lnt Class

B.3.9.1 Camlnt.h
// Camlnt.h : header file
//
♦include "Serial.h"
/////////////////////////////////////////////////////////////////////////////
// Camlnt.h object
class Camlnt
{
// Attributes
public:
private:
Serial ‘serial;
CDocument‘capdoc;
int m_noncapturecount;
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int m_documentsopen;
BYTE m_params[8];
CFile m_file;
BYTE m_prcblock[2048];
CGetParams *m_paramsdialog;
BOOL m_needdefaults;
BOOL m_capturing;
// Operations
public:
Camlnt();
-Camlnt();
void ReloadFirmware();
BOOL LoadFPGA (CString filename);
void CaptureFileO ,BOOL IsCapturing(CDocument *doc = NULL);
BOOL StartCapture(CDocument 'doc);
BOOL StopCapture(CDocument 'doc);
BOOL CanStartCapture(CDocument *doc, int major, int minor),BOOL CanStopCapture(CDocument 'doc);
BOOL DocumentOpenO ;
BOOL DocumentClose(CDocument *doc) ;
void TimerHit();
void CaptureParams();
BOOL CanCaptureParams(int major, int minor);
void GetParams(BYTE ’params);
void SetParams(BYTE *params);
BYTE GetCompressor();
int GetLineLength();
int GetVersionMajorO ;
int GetVersionMinorO ;
CString GetTitleO;
private:
int DecodeNybbletchar *data);
int DecodeByte(char 'data);
int DecodeWord(char 'data);
BOOL MC_SendBinaryS19(LPSTR filename);
BOOL MC_SendAsciiS19(LPSTR filename, int entry, BOOL useint);
BOOL MC_SendFPGA (CArchivei ar);
BOOL MC_SendProc(CArchive& ar) ;
BOOL MC_GetProc();
BOOL MC_GoToTop();
BOOL MC_GetFPGA(LPSTR filename);
BOOL MC_SendFPGACommand(BYTE send);
BOOL EnterCapture();
BOOL LeaveCapture();
BOOL MC_CheckLevel(BYTE get) ;

// Define FPGA bitmap file magic numbers and versions
♦define FPGA_MAGIC"FPGA'
♦define FPGA.BESTVERSIONOxOOQOOOOl
/////////////////////////////////////////////////////////////////////////////

B.3.9.2 Camlntcpp
II

Camlnt.cpp : implementation file

//
First Generation System Software Code

PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

239

University of Windsor

♦include “stdafx.h'
♦include "larch.h'
♦include
♦include
♦include
♦include

"UnComp.h”
"Comp.h’
"Cornpl .h'
"larchCptDoc.h*

♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS_FILE
static char THIS_FILE[] =
♦endif

FILE

;

// constant definitions
// command codes for MCU code
♦define
♦define
♦define
♦define

MC_GOUP
MC_OUTPUTLEVEL
MC_TOPLEVEL
MC_SECONDLEVEL

0x01
0x02
0x30
0x31

♦define MC_INITBASE
0x20
♦define MC_INITBINARYS19 0x20
♦define
♦define
♦define
♦define
♦define
♦define

MC_INITASCIIS19
MC_INITLDEEFPGA
MC_INITLDFPGA
MC_INITEEDELETE
MC_INITLDEEPROC
MC_INITGETPROC

♦define MC_FILELPS19
♦define MC_PROCLOC

0x21
0x22
0x23
0x24
0x25
0x26
.\\MCUWldsl9.sl9'
0x46

/////////////////////////////////////////////////////////////////////////////
// Camlnt
Camlnt::Camlnt()
C
// Create camera data
capdoc = NULL;
m_documentsopen = 0;
m_needdefaults = TRUE;
m_capturing = FALSE;
// create serial object
serial = new Serial();
// Connect to camera
serial->Connect();
m_paramsdialog = new CGetParams(NULL,nuprcblock);
}
Camlnt: :-CamInt()
C
serial->Disconnect();
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delete serial;
delete m_paramsdialog;
}
int Camlnt::DecodeNybble(char *data)
{
// decode ascii hex value into 0-15 value
char work=tolower('data) ;
int value;
value=-l;
if (work >= '0' &&
(
value = work }
if (work >= 'a' &&
(
value = work }

work

<='9‘)

*0';
work <='f')
‘a' + 10;

return value;
}
int Camlnt::DecodeByte(char *data)
{
// decode 2 ascii hex values into 0-255 value
int high,low;
int value;
high = DecodeNybble(data);
low = DecodeNybble(data+l);
if (high < 0 |[ low < 0 )
{
value = -1;
}
else
{
value = high * 16 + low;
}
return value;

int Camlnt::DecodeWord(char *data)
(
// decode 4 ascii hex values into 0-65535 value
int high,low;
int value;
high = DecodeByte(data);
low = DecodeByte(data+2);
if (high < 0 || low < 0 )
C
value = -1;
}
else
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value = high * 256 + low;
}
return value;

BOOL Camlnt::MC_SendBinaryS19(LPSTR filename)
(
// Load and S19 file and execute it in the camera MCU
int i,j,chksum,check,size;
int current,offset=256;
int prgsize=0,linepoint=0;
BYTE prghold[257];
BYTE linehold[501;
CFile file;
char line[100];
// Make sure we are at the top command level in the camera
if (MC_GoToTop()==FALSE)
(
return FALSE;
}
// Try to open the file
iff !file.Open( filename, CFile::modeRead | CFile::shareDenyNone) )
(
return FALSE;
}
CArchive ar( Scfile, CArchive::load);
// Read in the lines and process them
while (ar.Readstring( line, sizeof(line)-1 )!=NULL)
{
//If the first character of a line is not an S, error out
if (tolower(line[0])!='s')
C
ar.Closet);
file.CloseO ;
return FALSE;
}
// decode size
size = DecodeByte(line+2);
// decode memory address
current = DecodeWord(line+4);
// Check sanity of file
if (size<3 || current < 0)
C
ar.Closed ;
file.CloseO ;
return FALSE;
}
// Start creating checksum
chksum = (size + DecodeByte(line+4) + DecodeByte(line+6) ) & 255;

First Generation System Software Code

PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

242

University of Windsor

I I Read the rest of the line and store in buffer
linepoint=8 ;
for (i=0;i<size-3;i++)
{
j = DecodeByte(line+linepoint);
if (j<0)
C
ar.Closed ;
file.CloseO ;
return FALSE;
}
chksum = ( chksum + j ) & 255;
linehold[i]=j ;
linepoint+=2;

// verify checksum
check = DecodeByte(line+linepoint);
if (check<0)
{
ar.Close();
file.CloseO ;
return FALSE;
}
// Error out if not correct
if (check != ( (-chksum) & 255) )
(
ar.Close!);
file.CloseO ;
return FALSE;
)
// Check for SI line
if (line[l]=='l’)
(
if (current != offset)
{
ar.Closed ;
file.CloseO ;
return FALSE;
)
// move buffer into transmission buffer
for (i=0;i<size-3;i++)
{
prghold[prgsize]=linehold[i];
prgsize++;
}
offset+=(size-3);

I I Close file
ar.Closed ;
file.CloseO ;

// Send conmand to MCU
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serial->SendByte(MC_INITBINARYS19);
serial->SendByte((BYTE)prgsize);
// Send data to MCU
for (i=0;i<prgsize;i++)
{

serial->SendByte((BYTE)prghold[i]);
}

return TRUE;

BOOL Camlnt::MC_SendAsciiSl9(LPSTR filename, int entry, BOOL useint)
{

// Send an ASCII S19 file to MCU for it to interpret
size_t i;
CFile file;
BYTE data;
char line[1001;
// Try to open the file
iff Ifile.Opent filename, CFile: rmodeRead | CFile::shareDenyNone ) )
{
return FALSE;
}
// Use the EEPROM filing system loader
if (useint==TRUE)
C
if (MC_GoToTop()==FALSE)
{
file.CloseO ;
return FALSE;
}
// Send conmand... Wait...
serial->SendByte(MC_INITASCIIS19);
Sleep (100) ;
}
else
(
// No? Use binary loader and leave
if (MC_SendBinaryS19(MC_FILELDS19)==FALSE)
C
file.CloseO ;
return FALSE;
}

CArchive ar( &file, CArchive::load);
// Send file number
serial->SendByte((entry & 15) + '0');
// Read each line
while (ar.ReadString( line, sizeof(line)-1 )!=NULL)
(
// Send a line
for(i=0;i<strlen(line);i++)
C
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if (serial->Receive&npty()==FALSE)
{
// See if there is an error
if (serial->GetByte()=='E')
{
ar.Close();
file.CloseO ;
return FALSE;
}
}
Sleep(2);
serial->SendByte(line[i]);
)
}
ar.Close();
file.CloseO ;
// Check for level
data=serial->GetByte();
if (data!=MC_TOPLEVEL)

t
return FALSE;

return TRUE;

BOOL Camlnt: :MC_SendProc(CArchiveSt ar)
C
// Send FPGA processor definition
BYTE data;
BYTE high,low;
int total;
// Go to top level
if (MC_GoToTop()==FALSE)
{
return FALSE;
}
// Send command to delete current one
serial->SendByte (MC_INITEEDEI.ETE) ;
// Delete appropriate file
serial->SendByte(MC_PROCLOC);
// Check outcome
data=serial->GetByte();
if (data!=MC_TOPLEVEL)
{
return FALSE;
>
// Update user on status
theApp.StatusBarText("Transmitting Header...*) ;
// Send command
seriai->SendByte(MC_IN ITLDEEPROC);
// Send file number
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serial->SendByte(MC_PROCLOC);
// Send total number of bytes
ar » high;
Sleep(1);
serial->SendByte(high);
ar » low;
Sleep(1);
serial->SendByte(low);
total = high * 256 + low;
// Send data
while (total > 0)
{
Sleep(1);
ar » (BYTE) data;
serial->SendByte(data);
//
TRACE1("Send: %x\n',data);
total— ;
}
// Update user on status
theApp.StatusBarText("Done.') ;
// Move to top level
data=serial->GetByte();
if (data!=MC_TOPLEVEL)
{
return FALSE;
)
return TRUE;

BOOL Camlnt: :!C_GetProc()
(
BYTE data;
BYTE high,low;
int i,total;
// Go to top level
if (MC_GoToTop()==FALSE)
{
return FALSE;
}

// Update status to user
theApp.StatusBarText ("Receiving Algorithm Information...');
// Disable flow control
serial->FlowOff();
I I Send cortmand
serial->SendByte(MC_INITGETPROC);
I I Send file number
serial->SendByte(MC_PROCLOC);

II

Get size
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m_prcblock[0] = high = serial-XSetByte();
m_prcblock[l] = low = serial-x3etByte() ;
total = high * 256 + low;
i=2;
// Get data
if (total > 0 )
C
while (total > 0)
{
m_prcblock[i] = serial->GetByte();
total— ;
i++;
}
total=l;

// Goto top level
data = serial->GetByte();
if (data!=MC_TOPLEVEL)
{
serial->FlowOn();
return FALSE;
}
serial->FlowOn();
// Update status to user
theApp.StatusBarText("Done.');
if (total == 0)
{
return FALSE;
}

else
{
return TRUE;
}
}
// Read FPGA bitstream from file and send to camera
BOOL Camlnt::MC_SendFPGA(CArchive& ar)
C
BYTE data,low,high;
int i,k,1=0,length;
BYTE buffer[100];
char percent[30];
// Read identifier
ar » high;
ar » low;
length = high * 256 + low;
ar.Read(buffer, length) ;
// Read version
ar » high;
ar » low;
length = high * 256 + low;
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if (length != 1 )
{

return FALSE;
}
while (ar.Read(&data,1))
{

// Skip Xilinx text fields
if (data>='a' && data <='d')

(
ar » high;
ar » low;
length = high * 256 + low;
ar.Read(buffer,length) ,TRACE2("Camlnt::MC_SendFPGA(%x, %s)\n',data,buffer);
)

// Send actual data
else if (data == *e')

(
ar » high;
ar » low;
length = high * 256 + low;
if (length != 0)

(
return FALSE;
)

ar » high;
ar » low;
length = high * 256 + low;
k=i=length / 100;
// Go to top level
if (MC_GoToTop()==FALSE)

(
return FALSE;
}
// Send conmand
serial->SendByte(MC_INITLDEEFPGA) ;
// Read data
while (ar.Read(&data,1))
(
if (k>=i)
{

// Update user on status
sprintf(percent,'Transmitting: %d%%',1/i);
theApp.StatusBarText(percent);
k=-l;
}
1++;

k++;
// Check for error
if (serial->ReceiveBnpty()=FALSE)
{
if (serial->GetByte()='E')
C
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return FALSE;
}
}

Sleep(2);
serial->SendByte(data);
}

data=serial->GetByte();
if (data!=MC_TOPLEVEL)
{
return FALSE;
}
// Update user on status
theApp.StatusBarText("Transmission Successful');
)
)

return TRUE;

BOOL Camlnt::MC_GoToTop()
{
// Go to top
int i=0;
BYTE data;
// Flush incoming data buffers
serial->ClearIncoming();
serial->ClearBuffer();
// Try for 10 times
while (i<10)
{
I I Send top level command, wait...
serial->SendByte(MC_GOUP);
Sleep(100) ;
I I check incoming data
data=serial->GetByte();
if (data==MC_TOPLEVEL)
(
I I Wait for it to stop sending stuff
Sleep(100);
while (serial->Receiveanpty()==FALSE)
{
serial->GetByte();
Sleep(100);
}
return TRUE;
}

i++;
}
return FALSE;
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BOOL Camlnt: :MC_GetFPGA(LPSTR filename)
I
// Test code!!!
int i;
CFile file;
BYTE data;
// Try to openfile
if( !file.Open( filename, CFile:tmodeCreate | CFile::modeWrite ) )
{

return FALSE;
)

if (MC_GoToTop()==FALSE)
{

return FALSE;
}
// Send FPGA load command
MC_SendFPGAComnand (MC_INITLDFPGA) ;
// Setup capture
MC_SendFPGAConmand('B');
MC_SendFPGAConwand(‘C’);
MC_SendFPGACommand('A');
serial->SendByte(’D’);
serial->SendByte(m_params [0]);
MC_SendFPGACorancind(0) ;
serial->SendByte(*E');
serial->FlowOff();
// Capture 8K of data
for (i=0;i<8192;i++)
{
data=serial->GetByte ()
file.Write(&data,1);
}

// Stop sending
serial->SendByte(MC_GOUP);
Sleep(1000) ;
serial->FlowOn() ;
serial->ClearIncoming();
serial->ClearBuffer() ;
file.CloseO ;
return MC_GoToTop();

BOOL Camlnt: :MC_SendFPGACommand(BYTE send)
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BYTE data;
// Send a conmand to the capture, make sure we are in second level mode
serial->SendByte(send) ;
data=serial->GetByte();
if (data!=MC_SECONDLEVEL)
{
return FALSE;
}

return TRUE;
}

BOOL Camlnt: :MC_CheckLevel(BYTE get)
t
BYTE data;
// Check see if current level is what we think
serial->SendByte(MC_OUTPUTLEVEL);
data=serial->GetByte();
if (data!=get)
(

return FALSE;
)
return TRUE;
}

void Camlnt::ReloadFirnware()
(
// Reload firmware
CWaitCursor wait;
// Order of these files depends on the commands sent to the MCU
// Update the user constantly
theApp.StatusBarText("Transmitting EEPROM Formatter...') ;
MC_SendBinaryS19("..\\MCU\\eeformat.sl9*);
theApp.StatusBarText("Transmitting S19 Loader ');
MC_SendAsciiS19("..\\MCU\\ldsl9.sl9*,MC_INITASCIIS19-MC_INITBASE,FALSE);
theApp.StatusBarText("Transmitting FPGA Loader...');
MC_SendAsciiS19("..\\MCU\\ldeefpga.sl9’,MC_INITLDEEFPGA-MC_rNITBASE,TRUE);
theApp.StatusBarText("Transmitting FPGA Executer *);
MC_SendAsciiS19 (“..\\MCUWldfpga.sl9',MC_INITLDFPGA-tC_INITBASE,TRUE);
theApp.StatusBarText("Transmitting EEPROM Deleter *);
MC_SendAsciiS19("..\\MCU\\eedelete.s19*,MC_IMITEEDEI,KTE-MC_INITBASE,TRUE);
theApp.StatusBarText(“Transmitting PROC Loader ');
MC_SendAsciiS19 (".. WMCUWldeeproc.sl9* ,MC_INITLDEEPROC-MC_INITBASE,TRUE) ;
theApp.StatusBarText("Transmitting PROC Transmitter ');
MC_SendAsciiS19("..\\MCU\\getproc.s!9',MC_INITGETPROC-MC_INXTBASE,TRUE);
theApp.StatusBarText("Firmware Reloaded Successfully*);
}
// Load FPG file into camera
BOOL Camlnt: :LoadFPGA(CString filename)

(
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CWaitCursor wait;
// Load FPGA file (includes definition, and bitmap)
DWORD file_version;
CFile file;
BYTE check_main[sizeof(LARCH_MAGIC)-1];
BYTE check_sub[sizeof(FPGA_MAGIC)-1];
if( !file.Open( filename, CFile: tmodeRead | CFile: :shareDenyNone) )
{

return FALSE;
}
CArchive ar( &file, CArchive::load);
// Make sure file type and version are correct
ar.Read(check_main,sizeof(check_main));
if (strncmp( (const char *)check_jnain,LARCH_MAGIC,sizeof (check_main))!=0)
(
ar.Closet);
file.CloseO ;
return FALSE;
)

ar.Read(check_sub,sizeof (check_sub))
if (stmcmp ((const char *)check_sub,FPGAJ4AGIC,sizeof (check_sub))!=0)
{
ar.CloseO ;
file.CloseO ;
return FALSE;

ar » (DWORD) file_version;
if (file_version>FPGALJESTVERSION)
{

ar.CloseO ;
file.CloseO ;
return FALSE;

// Send definition
if (MC_SendProc(ar)— FALSE)
C
ar.CloseO ;
file.CloseO ;
return FALSE;

// Send FPGA bitstream
if (MC_SendFPGA(ar)— FALSE)
C
ar.CloseO ;
file.CloseO ;
return FALSE;

ar.CloseO ;
file.CloseO ;
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m_needdefaults = TRUE;
return TRUE;
}

void Camlnt::CaptureFile()
{

CWaitCursor wait;
theApp.StatusBarText("Capturing
MC_GetFPGA(”in.dat”);
theApp.StatusBarText("Done');

// Open a document
BOOL Camlnt::DocumentOpen ()
C
TRACEO("Camlnt::DocumentOpen()\n');
if (m_documentsopen==0 )
C
// Get ready for capture
if (EnterCapture()==FALSE)
(

return FALSE;
}
}

// Count documents open
m_documentsopen++;
return TRUE;
}
// Close a socument
BOOL Camlnt::DocumentClose(CDocument *doc)
(
TRACEO("Camlnt::DocumentClose()\n');
// decrease open documents, keep it above 2ero
m_documentsopen— ;
m_documentsopen = m£tx(0 ,m_documentsopen) ;
// If capturing, stop it
if (capdoc==doc)
C
StopCapture(capdoc);
)
if (m_documentsopen==0 )
{

// Leave capture level
if (LeaveCapture()==FALSE)
{
return FALSE;
}
}

return TRUE;
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// Move to capture level inside camera
BOOL Camlnt::EnterCapture()
C
CWaitCursor wait;
TRACEO("Camlnt::EnterCapture()\n*);
if (MC_GetProc()— FALSE)
(
return FALSE;
)

if (m_needdefaults == TRUE)
{

m_paramsdialog->UseDefaultParams();
m_paramsdialog->GetParams(m_params);
m_needdefaults = FALSE;
)
if (MC_GoToTop()==FALSE)
{

return FALSE;
}
MC^SendFPGACommand (MC_INITLDFPGA) ;
MC_SendFPGACommand(*B');
MC_SendFPGACoimand( *c*);
return MC_CheckLevel(MC_SECONDLEVEL);
}
// Go backto command level (stop capture first)
BOOL Camlnt::LeaveCapture()
(
CWaitCursor wait;
TRACEO("Camlnt::LeaveCapture()\n’);
if (MC_CheckLevel(MC_SECONDLEVEL)==FALSE)
{

return FALSE;

)
MC_SendFPGAConmand(’B');
MC_SendFPGAConmand('C’);
return MC_GoToTop () ;
}

// Are we capturing?
BOOL Camlnt::IsCapturing(CDocument *doc)
C
if (doc == NULL)
C
return !m_capturing;
}

if (capdoc=doc) return TRUE;
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::e:um FALSE;
}

// Can we start capturing?
BOOL Camlnt::CanStartCapture(CDocument ’doc, int major, int minor)
{
if (capdoc!=NULL) return FALSE;
if (major != GetVersionMajorO || minor != GetVersionMinorO ) return FALSE,return TRUE;
}
// Can we change the parameters based on the current processor
BOOL Camlnt::CanCaptureParams(int major, int minor)
C
if (major != GetVersionMajorO || minor != GetVersionMinorO ) return FALSE;
return TRUE;
)
II Start capturing

BOOL Camlnt::StartCapture(CDocument *doc)
C
CWaitCursor wait;
TRACEO("Camlnt::StartCapture()\n”);
if (capdoc!=NULL) return FALSE;
MC_SendFPGAConmand(’B') ;
MC_SendFPGACommand(*C');
int i;
for (i=0;i<GETPARAMS_MAX;i++)
C
serial->SendByteI’D');
serial->SendByte(m_params[i]);
MC_SendFPGAConmand(i);
)

MC_SendFPGACommand('A');
Sleep(1);
serial->FlowOff();
serial->SendByte(’£');
m_noncapturecount=0 ;
// Open a debugging file (won’t be more than 12SK)
if( !m_file.Open( "d:Wprobe.dat', CFile::modeCreate | CFile::modeWrite ) )
{

return FALSE;
}
capdoc = doc;
m_ capturing = TRUE;
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return TRUE;
}

// Can we stop capturing?
BOOL Camlnt::CanStopCapture(CDocument *doc)
{

if (capdocI=doc) return FALSE;
return TRUE;
}

// Stop capturing
BOOL Camlnt::StopCapture(CDocument *doc)

(
CWaitCursor wait;
TRACEO (“Camlnt::StopCapture ()\n*);
if (capdoc!=doc) return FALSE;
// Flush buffer
TimerHit();
MC_SendFPGACottfnand(MC_GOUP) ;
Sleep(1000);
serial->ClearIncoming();
serial->ClearBuffer();
CLarchCptDoc *pdoc=(CLarchCptDoc*)capdoc;
pdoc->m_compdata->EndData();
serial->FlowOn();
serial->ClearIncoming();
serial->ClearBuffer();
MC_SendFPGAConmand(’B');
m_file.Close();
capdoc=NULL;
m_capturing = FALSE;
return TRUE;
}
// Process current buffer of data
void Camlnt::TimerHit()
{

if (capdoc==NULL) return;
CLarchCptDoc *doc=(CLarchCptDoc*)capdoc;
BYTE temp[8192];
int num;
num=serial->AvailableBytes();
TRACE1C’Camlnt::TimerHit() with %d bytes.xn*.num);
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if (num>0 )
{

// Process compressed data
num=serial->GetBytes (temp,num);
m_file.Write(temp, n u m ) ;
doc->m_compdata->AddData(temp,num);
doc->m_compdata->ProcessData();
doc->UpdateForCapture();
}

else
C
// If we didn't get data for 5 seconds, stop capture
m_noncapturecount++
if (m_noncapturecount>5)
{
m_noncapturecount = 0 ;
StopCapture(capdoc);
}
}
return;
)

// Set processor parameters
void Camlnt::CaptureParams()
{
CFile file;
// Set parameters
m_paramsdialog->SetParams(m_params);
//Do dialog
m_paramsdialog->DoModal();
// Get parameters
m_paramsdialog->GetParams (m_params) ;
TRACE2("Params: %d, %d, ", (int)m_params[0], (int)m_params [1]) ;
TRACE2("%d, %d\n”,(int)m_params[2],(int)m_params[3]);
}

// Create a copy of the parameters
void Camlnt:rGetParams(BYTE *params)
(

int i;
for (i=0;i<GETPARAMS_MftX;i++)
{

params[i]=m_params[i];
}
}

// Update parameters
void Camlnt::SetParams(BYTE *params)
{

int i;
for {i=0;i<GETPARAMS_MAX; i++-)
C
m_paramsii]=paramsiij ;
}
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}
// Get compressor type
BYTE Camlnt::GetCompressor()
{
return m_paramsdialog->GetConipressor() ;
}
// Get line length
int Camlnt::GetLineLength ()
{
return m_paramsdialog->GetLineLength () ;
}
Get version major
int Camlnt::GetVersionMajor ()
(
return m_paramsdialog->GetVersionMajor();
}
II

// Get version minor
int Camlnt::GetVersionMinor ()
{
return m_paramsdialog->GetVersionMinor();
}
I I Get title
CString Camlnt::GetTitle()
(
return m_paramsdialog->GetTitle();
}

/////////////////////////////////////////////////////////////////////////////

B.3.10 Serial Class
B.3.10.1 Serial.h
// Serial.h : header file
//
/////////////////////////////////////////////////////////////////////////////
I I Serial object
class Serial
(
// Attributes
public:
CSingleLock *lock;
CEvent*event;
private:
HANDLEComDev;
BYTEByteSize, FlowCtrl, Parity, StopBits ;
EWORDBaudRate ;
CWinThread *SerialThread;
*■
BOOL SerialThreadRunning;
OVERLAPPEDosWrite, osRead;
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BYTEbuffer[8192];
int buf_read;
int buf_write;
// Operations
public:
Serial();
-Serial();
BOOL Connect(),Disconnect();
void SetSerialThreadRunning(BOOL mode);
OVERLAPPED ’GetosRead();
HANDLE GetComDevO ;
BOOL GetConnected();
BYTE GetByte() ;
int GetBytes(BYTE ’data, int length);
// BYTE GetByteFlowO r
BOOL ReceiveEmptyt);
BOOL SendBytelBYTE data);
// BOOL SendByteF1ow(BYTE data);
void AddBytes(BYTE ’data, int length);
void ClearBufferO ;
void ClearIncoming();
BOOL SerialWriteBlocklBYTE *lpByte , EWORD dwBytesToWrite);
void FlowOn ()
void FlowOff( ) ;
int AvailableBytes();
private:
>;
UINT SerialReceiveProc ( LPVOID pPciram );
int SerialReadBlock(Serial *pObject, LPSTR lpszBlock, int nMaxLength);
WINBASEAPI
BOOL
WINAPI
ClectrCoitinBreak(
HANDLE hFile
);
WINBASEAPI
BOOL
WINAPI
ClearConnError(
HANDLE hFile,
LPDWORD IpErrors,
LPCOMSTAT IpStat
);
WINBASEAPI
BOOL
WINAPI
SetupConm (
HANDLE hFile,
CWORD dwInQueue,
DWORD dwOutQueue
);
WINBASEAPI
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BOOL
WINAPI
EscapeCommFunction(
HANDLE hFile,
DWORD dwFunc
);
WINBASEAPI
BOOL
WINAPI
GetCommConfig(
HANDLE hCommDev,
LPCOMMCONFIG lpCC,
LPDWORD lpdwSize
);

WINBASEAPI
BOOL
WINAPI
GetCommMaskf
HANDLE hFile,
LPEWORD IpEvtMask
);
WINBASEAPI
BOOL
WINAPI
GetCommProperties(
HANDLE hFile,
LPCOMMPROP lpComnProp
);
WINBASEAPI
BOOL
WINAPI
GetCommModemStatus (
HANDLE hFile,
LPDWORD IpModemStat
),WINBASEAPI
BOOL
WINAPI
GetCommSCace(
HANDLE hFile,
LPDCB IpDCB
);
WINBASEAPI
BOOL
WINAPI
GetCoimfrimeouCs (
HANDLE hFile,
LPCOMMriMEOUTS lpCommTimeouts
);
WINBASEAPI
BOOL
WINAPI
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PurgeConri(
HANDLE hFile,
DWORD dwFlags
),WINBASEAPI
BOOL
WINAPI
SetCommBreak(
HANDLE hFile
);
WINBASEAPI
BOOL
WINAPI
SetCommConfig(
HANDLE hCommDev,
LPCOMMCONFIG lpCC,
CWORD dwSize
);
WINBASEAPI
BOOL
WINAPI
SecCommMaskt
HANDLE hFile,
CWORD dwEvCMask
);

WINBASEAPI
BOOL
WINAPI
SetCommState(
HANDLE hFile,
LPDCB lpDCB
);
WINBASEAPI
BOOL
WINAPI
SetCommTimeouts(
HANDLE hFile,
LPCQMMTIMEOUTS IpComntTimeouCs
);

WINBASEAPI
BOOL
WINAPI
TransmitComnChar(
HANDLE hFile,
char cChar
),WINBASEAPI
BOOL
WINAPI
WaiCCoitmEvent (
HANDLE hFile,
LPDWORD IpEvtMask,
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LPOVERLAPPED lpOverlapped
);

/////////////////////////////////////////////////////////////////////////////

B.3.10.2 Serial.cpp
// Serial.cpp : implementation file
//
♦include "stdafx.h*
♦include "larch.h*
I I ♦include “serial.h*
♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS_FILE
static char THIS_FILE[] =
♦endif

FILE

;

// constant definitions
♦define PORTSECTION
♦define PORTNAME
// COM port
♦define PORTDEFAULT

"Communications*
"SerialPort*

♦define RXQUEUE
♦define TXQUEUE
♦define MAXBLOCK512

4096
0

♦define
♦define
♦define
♦define

OxOA
OxOD
0x11
0x13

ASCII_LF
ASCII_CR
ASCII_XON
ASCII_XOFF

“COM2*

/////////////////////////////////////////////////////////////////////////////
// Serial
// Create Serial object
Serial::Serial()
(
BaudRate = CBR_9600; I I 9600 baud
Parity = NOPARITY; // None
StopBits = ONESTOPBIT; //I stopbit
ByteSize = 8 ; I I 8 bit word
SerialThread = NULL;
SerialThreadRunning = FALSE;
Connected = FALSE;
buf_read = buf_write = 0 ;
TRACE0 ("Serial ()\n*);
// Create synchronization object
event = new CEvent(TRUE,FALSE,'SERIAL*,NULL) ;
event->Unlock();
lock = new CSingleLock(event,FALSE);

// Destory Serial object
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Serial::-Serial()
{
if (Connected==TRUE) Disconnect();
delete lock;
delete event;
TRACEO("-Serial()\n’);
}
// Connect to port
BOOL Serial::Connect0
C
COMMTIMEOUTSConirtrimeOuts ;
DCBdcb ;
TRACEO("Connect()\n*);
CString port;
port = theApp.GetProfileString(PORTSECTION,PORTNAME,PORTDEFAULT);
if ((ComDev =
CreateFile( port, GENERIC_READ I GENERICJWRXTE,
0,
// exclusive access
NULL,
//no security attrs
OPEN_EXISTING,
FILE_ATTRIBUTE_NORMAL |
FILE_FLAG_OVERLAPPED, // overlapped I/O
NULL )) == (HANDLE) -1 )
return FALSE;
// get any early notifications
SetCommMaskl ComDev, EV_RXCHAR ) ;
// setup device buffers
SetupCommf ComDev, RXQUEUE, TXQUEUE ) ;
// purge any information in the buffer
PurgeCotrmt ComDev, PURGE_TXABORT | PURGE_RXABORT | PURGE_TXCLEAR |
PURGE_RXCLEAR ) ;
// set up for overlapped I/O
ComrrtTimeOuts.ReadlntervalTimeout = OxFFFFFFFF ;
ComtrtTimeOuts.ReadTotalTimeoutMultiplier = 0 ;
ComrrtTimeOuts-ReadTotalTimeoutConstctnt = 1000 ;
ComrrtTimeOuts.MriteTotalTimeoutMultiplier = 0 ;
ComrrtTimeOuts.WriteTotalTimeoutConstant = 1000 ;
SetComrrtTimeouts ( ComDev, iComrtTimeOuts ) ;
dcb.DCBlength = sizeof( DCB ) ;
GetComnState ( ComDev, &dcb ) ;
dcb.BaudRate = BaudRate;
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dcb.ByteSize
dcb.StopBits

ByteSize;
StopBits;

deb.fBinary = TRUE;
dcb.fNull = FALSE;
dcb.fAbortOnError = FALSE;
// Parity stuff
deb.Parity = Parity;
deb. fParity = FALSE;
deb.fErrorChar = FALSE;
// Flow control stuff
deb.fOutxCtsFlow = FALSE;
dcb.fOutxDsrFlow = FALSE;
deb.fDtrControl = DTR_CONTROL_DISABLE;
deb.fDsrSensitivity = FALSE;
dcb.fRtsControl = RTS_CONTROL_DISABLE;
dcb.fTXContinueOnXoff = FALSE;
deb.fOutX = TRUE; // FALSE; // TRUE;
dcb.flnX = FALSE;
deb.XonLim = 0;
deb.XoffLim = 0;
deb.XonChar = ASCII_XON ;
deb.XoffChar = ASCII_XOFF ;
if (SetCorranStatei ComDev, &dcb )==FALSE)
C
CloseHanalef ComDev ) ;
return FALSE;
}
osWrite.Offset = 0 ;
osWrite.OffsetHigh = 0 ;
osRead.Offset = 0 ;
osRead.OffsetHigh = 0 ;
// create I/O event used for overlapped reads / writes
osRead.hEvent = CreateEvent( NULL,
//no security
TRUE,
// explicit reset req
// initial event reset
FALSE,
NULL ) //no name
if (osRead.hEvent
NULL)
{
CloseHandlet ComDev )
return FALSE;
}
osWrite.hEvent = CreateEvent( NULL,
TRUE,
FALSE,
NULL )
if (osWrite.hEvent = NULL)
(
CloseHandlet ComDev ) ;
CloseHandle( osRead.hEvent )
return FALSE;
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// Create thread to receive data
SerialThread = AfxBeginThreadtSerialReceiveProc, this),Connected = TRUE;
TRACEO("Connect(TRUE)\n');
return TRUE;
)
// Enable flow control
void Serial::FlowOn()
{
DCBdcb ;
deb.DCBlength = si2 eof( DCB ) ,GetCommState) ComDev, &dcb ) ;
dcb.fOutX = TRUE;
SetCommState( ComDev, &dcb );

// Disable flow control
void Serial::FlowOff()
(
DCB deb ;
deb.DCBlength = sizeofl DCB ) ;
GetCommState( ComDev, &dcb ) ;
dcb.fOutX = FALSE;
SetCommState( ComDev, &dcb );

I I Disconnect port
Serial::Disconnect()
{

Connected = FALSE ;
// disable event notification and wait for thread
//to halt
SetCommMaskt ComDev, 0 ) ;
// block until thread has been halted
while(SerialThreadRunning L= FALSE);
SerialThread = NULL;
// purge any outstanding reads/writes and close device handle
PurgeCorrmt ComDev, PURGEJTXABORT | PURGE_RXABORT | PURGE_TXCLEAR |
PURGE_RXCLEAR ) ;
CloseHandleC ComDev ) ;
CloseHandlet osRead.hEvent ) ;
CloseHandle( osWrite.hEvent ) ;
TRACEO("Disconnect()\n*);
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return

0;

}
// Receiver thread
UINT SerialReceiveProc( LPVOID pParam )
{
Serial "pObject = (Serial*)pParam,DWORD
dwEvtMask ,OVERLAPPED os ;
int
nLength ;
BYTE
abln[MAXBLOCK + 1] ;
TRACEO(“SerialReceiveProc()in');
pObject->SetSerialThreadRunning(TR(JE) ,mesnsett &os, 0, sizeoft OVERLAPPED ) ) ,II

create I/O event used for overlapped read

os.hEvent = CreateEvent( NULL,
I I n o security
TRUE,
// explicit reset req
FALSE,
// initialevent reset
NULL ) ; // no name
if (os.hEvent == NULL)
{
TRACEO("SerialReceiveProc(FALSE)in');
return 1 ;
}
TRACEO(“SerialReceiveProc(TRUE)\n*);
if ()SetCommMask( pObject->GetComDev(), EV_RXCHAR )) return 1;
while ( pObject->GetConnected() == TRUE)
(
dwEvtMask = 0 ;
WaitCommEvent( pObject->GetComDev(), &dwEvtMask, NULL );
if ((dwEvtMask
(

&

EV_RXCHAR) == EV_RXCHAR)

do
{
if (nLength = SerialReadBlock( pObject, (LPSTR) abln, MAXBLOCK ))
C
abIn[nLengthI='\0';
TRACEl("SerialReceiveProc(Got %d bytes)\n',nLength) ;
TRACEl("SerialReceiveProc(Bytes: %s)\n',abln);
pObject->AddBytes(abln,nLength);

//
//

}

}
while ( nLength > 0 ) ,}
}
// get rid of event handle
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CloseHandlet os.hEvent ) ;
I I clear information in structure (kind of a "we're done flag')
pObject->SetSerialThreadRunning(FALSE) ;

TRACEO("SerialReceiveProc(DONE)\n');
return

0 ;//

thread completed successfully

)
I I Add bytes to buffer area shared by main thread
void Serial::AddBytes(BYTE 'data, int length)
C
int i;

if (length<=0 ) return;
lock->Lock();
for (i=0 ;i<length;i++)
C
buffer[buf_write]=data[i];
buf_write = (buf_write +■ 1 ) & (sizeof (buffer)-1 );
)
event->SetEvent();
lock->Unlock();
return;
}
// Read serial information
int SerialReadBlock(Serial 'pObject, LPSTR IpszBlock, int nMaxLength)
BOOL
COMSTAT
DWORD
DWORD
DWORD

fReadStat ;
ComStat ;
dwErrorFlags;
dwLength;
dwError;

// only try to read number of bytes in queue
ClearConmError( pObject->GetComDev(), idwErrorFlags, &ComStat ) ;
dwLength = mint (DWORD) nMaxLength, ComStat.cblnQue ) ;
if (dwLength > 0)
(
fReadStat = ReadFile( pObject->GetComDev(), IpszBlock,
dwLength, &dwLength, pObject->GetosRead() ) ;
if (!fReadStat)
C
if (GetLastErrorO — ERROR_IO_PENDING)
(
TRACEO("SerialReadBlock: 10 PendingNn');
//We have to wait for read to complete.
// This function will timeout according to the
// CommTimeOuts.ReadTotalTimeoutConstant variable
// Every time it times out, check for port errors
while(!GetOverlappedResult ( pObject->GetComDev(),
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pObject-xSetosReadO, SdwLength, TRUE ))
{
dwError = GetLastErrorO ;
if(dwError == ERROR_IO_INCOMPLETE)
I I normal result if not finished
continue;
else
C
// an error occurred, try to recover
TRACEl("SerialReadBlock Error:%x\n*,dwError);
ClearCorrmError( pObject->GetComDev(), idwErrorFlags,
ScComStat ) ,if (dwErrorFlags > 0)
{
TRACEl ("SerialReadBlock Error: %x\n”,dwErrorFlags);
}
break;
}
}
}
else
(
// some other error occurred
dwLength = 0 ;
ClearConmError ( pObject->GetComDev(), idwErrorFlags, SComStat ) ,if (dwErrorFlags > 0)
C
TRACEl("SerialReadBlock Error: %x\n", dwErrorFlags ) ;
}
}
>
}
return ( dwLength ) ,-

// Wirte serial information
BOOL Serial::SerialWriteBlock(BYTE *lpByte , DWORD dwBytesToWrite)
(
BOOL
fWriteStat ;
DWORD
dwBytesWritten ;
DWORD
dwErrorFlags;
DWORD dwError;
COMSTAT
ComStat;
fWriteStat = WriteFile( ComDev, lpByte, dwBytesToWrite,
SdwBytesWritten, SosWrite ) ;
// Note that normally the code will not execute the following
// because the driver caches write operations. Small I/O requests
// (up to several thousand bytes) will normally be accepted
I I inmediately and WriteFile will return true even though an
// overlapped operation was specified
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if (!fWriteStat)
{
if (GetLastErrorO == ERROR_IO_PENDING)
(
//We should wait for the completion of the write operation
// so we know if it worked or not
// This is only one way to do this. It might be beneficial to
// the to place the writing operation in a separate thread
//so that blocking on completion will not negatively
// affect the responsiveness of the UI
// If the write takes long enough to complete, this
// function will timeout according to the
// CommTimeOuts.WriteTotalTimeoutConstant variable.
//At that time we can check for errors and then wait
// some more.
while(!GetOverlappedResult( ComDev ,
iosWrite, &dwBytesWritten, TRUE ))
{
dwError = GetLastErrorO;
if(dwError == ERROR_IO_INCOMPLETE)
(
// normal result if not finished
TRACEO("SerialWriteBlock: 10 Incomplete\n”);
continue;
}
else
{
/ / a n . error occurred, try to recover
TRACEl("SerialWriteBlock Error: %x\n*.dwError);
ClearConmError( ComDev, SdwErrorFlags, SComStat ) ;
if (dwErrorFlags > 0)
{
TRACEl ("SerialWriteBlock Error: Flag=%x\n*,dwErrorFlags),}
break;
}
}
}
else
C
// some other error occurred
ClearComnError( ComDev, SdwErrorFlags, SComStat ) ;
if (dwErrorFlags > 0)
{
TRACEl("SerialWriteBlock Error: Flag=%x\n',dwErrorFlags);
}
TRACEO("SerialWriteBlock Returned FALSE.\n');
return FALSE;
}
return TRUE;

void Serial::SetSerialThreadRunning(BOOL mode)
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SerialThreadRunning = mode;
return;

HANDLE Serial::GetComDev()
(
return ComDev;

BOOL Serial::GetConnected()
return Connected;

OVERLAPPED *Serial::GetosRead()
return iosRead;

// Get a byte from serial buffer
BYTE Serial::GetByte()
BYTE value;
whilelReceiveBnpty ()) ;
lock->Lock();
value = buffer[buf_read];
buf_read = ( buf_read + 1 ) & (sizeof(buffer)-1 );
event->SetEvent();
lock->(Jnlock();
return value;

// Get a series of bytes from the serial buffer
int Serial::GetBytes(BYTE *data, int length)
(
int i,num;
num = min(AvailableBytes(),length);
if (num<=0 ) return

0;

lock->Lock() ;
for (i=0 ;i<num;i++)
{
data[i]=buffer[buf_read];
buf_read = ( buf_read +■ 1 ) & (sizeof (buffer) -1 );
)
event->SetEvent();
lock->Unlock();
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return num;
}
I I Check if buffer is empty
BOOL Serial::ReceiveBnpty()
{
return (buf_read == buf_write) ;
}
I I Send a byte
BOOL Serial::SendByte(BYTE data)
{
// TRACEl("SendByte: %x\n",data);
return SerialWriteBlock (Scdata , 1) ;
}

// Clear the receive buffer
void Serial::ClearBuffer()
{
lock->Lock();
// TRACEO("ClearBuffer:Locked\n');
buf_read=buf_write=0 ;
event->SetEvent();
lock->Unlock();
// TRACEO("ClearBuffer:UnLocked\n*);
}
I I Purge data in kemal
void Serial::ClearIncoming()

{

PurgeCormU ComDev, PURGE_TXABORT | PURGE_RXABORT | PURGE_TXCLEAR |
PURGE_RXCLEAR ) ;
)
// How many bytes are available
int Serial::AvailableBytes()
{
int num;
lock->Lock();
if (buf_read <= buf_write)
C
num = buf_write - buf_read;
}
else
{
num = buf_write + (sizeof(buffer) - buf_read);
}
event->SetEvent();
lock->Unlock();
if (num<0 || num > sizeof (buffer))
(
AfxAbort();
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}
return num;
}

iiiiiiiiiiiiiiiiiiiiiiii/iiiiiiiiiiiiniiiiiiniiiiim
iiiiiiiiiiiiiiiiiiiiii
Serial message handlers
II

B.3.11 UnComp Class
B.3.11.1 U nC om p.h
II

UnComp.h : header file

II

I/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
I I UnComp object
class UnComp
{
1 1 Attributes
public:
private:
HLOCAL m_BitMem;
HLOCAL m_BitGroups;
int m_totalgroups ;
int m_usedgroups;
int m_linespergroup;
int m_width;
int m_totallines;
int rn_usedlines ;
// Operations
public:
UnComp() ;
-UnComp();
UnComp(int width);
UnComp(int width,int groups);
void Create(int width,int groups);
void DestroyO ;
void Paint(CDC* pDC);
BOOL UnComp::CanCopyAll();
void CopyAlllCDC *pDC);
int GetTotalLines();
int GetWidthO;
BYTE *GrabLine(int line, HLOCAL ‘handle, BOOL expand);
int GetValue(int x, int y);
);
class UnCompLine
{
// Attributes
public:
BYTE *m_pointer;
private:
HLOCAL m handle;
// Operations
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public:
UnCompLine(UnComp ‘base, int line, BOOL expand) ;
-UnCompLine();
};
I l l l l l l l l l l l l l l l l l l l l l l i l l l l l l l l l l l l l l l l l l l l l l l l l U I I I I I I I I I I I I I I I I I I I I I I I I I I

B.3.11.2 UnComp.cpp
// UnComp.cpp : implementation file
//

#include "stdafx.h”
#include ”larch.h'
#include “UnComp.h'
#ifdef _DEBUG
Idefine new DEBUG_NEW
#undef THIS_FILE
static char THXS_FILE[] =
tendif

FILE

;

// constant definitions
tdefine DEFAULTWIDTH 1024
#define DEFAULTGROUPS 4
tdefine INCREMENTGROUPS 4
/////////////////////////////////////////////////////////////////////////////

// UnComp
// Create default compressed data segments
UnComp::UnComp()
{
Create(DEFAULTWIDTH,DEFAULTGROUPS);
)

// Create compressed data segments with specifications
UnComp::UnComp(int width)
C
Create (width, DEFAULTGROUPS) ,}
// Create compressed data segments with more specifications
UnComp::UnComp(int width,int numgroups)
{
Create (width, numgroups) ,}
// Constructor
void UnComp::Create(int width,int numgroups)
C
int i,j ;
BITMAPINFO *tmi;
HLOCAL ‘groups;
// Figure out the number of segments we need
m_width=width;
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m_linespergroup=65536/m_width;
// Allocate the global memory
m_BitMem = LocalAlloc (IMEM_ZEROINIT | LMEM_MOVEABLE, sizeof (BITMAPINFOHEADER)
+ (sizeof(RGBQUAD) * 256)1;
// Create a gray scale palette
bmi = (PBITMAPINFO) LocalLock(m_BitMem) ;
for (i =0; i < 256; i++)
{
bmi->bmiColors [i].rgbRed=LOBYTE(i);
fcmi->bmiColors[i].rgbGreen=LOBYTE(i);
fctni->btniColors [i] ,rgbBlue=LOBYTE(i) ;
fcmi->fc«u.Colors [i] .rgbReserved=0;
}
// Create the bitmap info
fcmi->bmiHeader ,biSize=sizeof (BITMAPINFOHEADER) ;
bmi->bmiHeader.biWidth=width; // sizes
bmi->bmiHeader.biHeight=m_linespergroup; // sizes
bmi->bmiHeader.biPlanes=l;
bmi->bmiHeader.biBitCount=8 ;
bmi->bmiHeader.biCompression=BI_RGB;
bmi->bmiHeader.bisizelmage=0;
// bmi->bmiHeader.biXPelsPerMeter=GetDeviceCaps(hdc,HORZRES) /
GetDeviceCaps(hdc,HORZSIZE);
// bmi->bmiHeader.biYPelsPerMeter=GetDeviceCaps(hdc,VERTRES) /
GetDeviceCaps(hdc.VERTSIZE);
bmi->tcniHeader.biClrUsed=256 ;
bmi->bmiHeader.biClrImportant=256;
LocalUnlock(m_BitMem) ;
// (SDI documents will reuse this document)
// Allocate all group memory segments
m_totalgroups = numgroups;
m_usedgroups = 0 ;
m_usedlines = -1 ;
m_BitGroups = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE,
sizeof(groups)*m_totalgroups);
groups = (HLOCAL*) LocalLock(m_BitGroups) ;
for (j=0 ;j<m_totalgroups;j++)
{
groups [j] = LocalAlloc (LMEM_ZEROINIT | LMEM_MOVEABLE,
m_width*m_linespergroup);
// For debugging
/*
data = (PBYTE) LocctlLock(groups[j]);
for (i=0 ;i<m_width*m_linespergroup;i++)
data[i]=(i + ((i » 8 )) + j*64) & 255;
LocalUnlock(groups[j]);
'/
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}
// Release pointers
LocalUnlock(m_BitGroups);

I I Destructor
UnComp::-UnComp()
{
Destroy0;
}

// Unallocate all the memory
void UnComp::Destroy()
{
int j;
HLOCAL 'groups;
I I Release groups
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=0 ;j<m_totalgroups;j++)
{
LocalFree(groups[j]);
}
LocalUnlock(m_BitGroups);
// Release pointers
LocalFree(m_BitGroups);

LocalFree(m_BitMem) ;
)
// Paint the user screen
void UnComp::Paint(CDC* pDC)
{
BITMAPINFO *bmi;
BYTE 'data;
HLOCAL 'groups;
int j,gs,gf,i,k»gl,last;
CRect reg.draw;
last = m_usedlines - 1 ;
if (last<0 ) return;
pDC->GetClipBox(&reg);
bmi = (PBITMAPINFO) LocalLock(m_BitMem) ;
groups = (HLOCAL*) LocalLock(m_BitGroups);
gs = reg.TopLeftO .y / m^linespergroup;
gf = min(reg.BottomRight() .y,last) / m_linespergroup;
gl = last / m_linespergroup;
// TRACE2(“Refresh: %d %d\n*,gs,gf);
Figure out segments to repaint
for (j=gs;j<=gf;j++)
C
II
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k = 0;
i = m_linespergroup;
if (j==gl)
{

i = (last % m_linespergroup) +
lc = m_linespergroup - i;

1;

}
data = (PBYTE) LocalLock (groups[j]);
SetDIBitsToDevice (pDC->m_hDC,
reg.TopLeft().x,j*m_linespergroup,
reg.WidthO,i,
reg.TopLeftO .x,0,
0 ,i,
data+k'm_width,hmi,DIB_RGB_COLORS);
LocalUnlock(groups[j]);
}
LocalUnlock(m_BitGroups);
LocalUnlock(m_BitMem);
I I Debug tesc
// CString text ("This is a test!’);
// pDC->TextOut (0,0, text) ,-

// Can we do a copy all?
BOOL UnComp::CanCopyAll()
(
if (m_usedlines > 0 )
C
return TRUE;
)

else
C
return FALSE;

)
}
// Copy all segments to the Windows clipboard
void UnComp: .-CopyAll (CDC *pDC)
{
TRACEO("UnComp::CopyAll()\n”);
CWaitCursor wait;
BXTMAPINFO *bmi,'gbmi;
HGLOBAL bitmem;
BWE ’data, 'sdata;
HANDLE test;
HLOCAL ’groups;
int lcist;
last = mjusedlines -

1;

bitmsn = GlobalAlloc (GMEW_ZEROINIT | C34EMJK3VEABLE j QIEH_DDESHARE ,
LocalSize(nuBitMeni) + (m_width * mjusedlines) );
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TRACEl(“UnComp::CopyAll(bitmem(size)=%d)\n*.GlobalSize(bitmem));
bmi = (PBITMAPINFO) LocalLock (m_BitMem);
gfcmi = (PBITMAPINFO) GlobalLock(bitmem);
memcpytgfcmi, bmi, LocalSize (ntJJitMem));
LocalUnlock(m_BiCMem);
gtmi->bmiHeader.biHeight = last;
gfcrii->bmiHeader.biSizeImage = 0; //m_width * m_usedlines;
gfcmi->bmiHeader.biXPelsPerMeter=pDC->GetDeviceCaps(HORZRES) / pDC>GetDeviceCaps(HORZSIZE);
gbmi->bmiHeader.biYPelsPerMeter=pDC->GetDeviceCaps(VERTRES) / pDC>GetDeviceCaps(VERTSIZE);
data = (BYTE*) gbmi + LocalSize(m_BitMem);
int j,i,k,gl;
gl = last / m_linespergroup;
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=gl;j>=0 ;j--)
C
sdata = (PBYTE) LocalLock (groups [jl)
if (j!=gl)
{
memcpy(data,sdata,LocalSize(groups[j]));
data += LocalSize(groups[j1);
)

else
(

i = (last % m_linespergroup) +
k = m_linespergroup - i;

1;

memcpy (data,sdata+ (k*m_width),i*rtt_width) ;
data += (i*m_width);
}
LocalUnlock (groups[j]);
}

LocalUnlock(m_BitGroups);
GlobalUnlock (bitmem) ;
test = SetClipbocirdData (CF_DIB, bitmem) ;
return;
]
Get total lines of image, to maintain private information
int UnComp::GetTotalLines()
i i
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(
return n\_totallines;
}

// Get image width
int UnComp::GetWidth()
C
return m_width;
}

// Get a line from an image
BYTE ‘UnComp::GrabLine(int line, HLOCAL ‘handle, BOOL expand)
C
int i,3 ;
HLOCAL ‘groups;
BYTE ‘pointer;
•handle = NULL;
if (line >= rn_cotalgroups*rn_linespergroup)
{
if (expand==TRUE)
{
i = line/m_linespergroup * INCREMET7TGROUPS;
m_BitGroups = LocalReAlloc(m_BitGroups,
LMEM_ZEROINIT | LMEM_MOVEABLE);

sizeof(groups)*i,

groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=m_totalgroups;j<i;j++)

(
groups!j] = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE,
m_width*m_linespergroup);
)

LocalUnlock(m_BitGroups);
m_totalgroups=i;
}

else
(
return NULL;
}

)
if (line > m_usedlines)
{
if (expand == FALSE)
C
return NULL;
}
}
groups = (HLOCAL*) LocalLock(m_BitGroups);
•handle = groups[line/m_linespergroup];
pointer = (PBYTE) LocalLockt‘handle)+(m_linespergroup - i - iiine %
m_linespergroup))*m_width;
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LocalUnlock(m_BitGroups);
m_totallines = max(line,m_totallines);
m_usedlines = max(line,m_usedlines);
if (pointer==NULL)
C
AfxAbort();
}
return pointer;
}

// Get a value to update gray level on status bar
int UnComp::GetValue(int x, int y)
C
UnCompLine *line;
int value;
line = new UnCompLine(this, y, FALSE);
if (line->m_pointer==NULL)
{
value=-l;
}
else
{
value=line->m_pointer[x];

delete line;
return value;
}

/////////////////////////////////////////////////////////////////////////////
// Cache line to minimize memory access
UnCompLine::UnCompLine(UnComp* base, int line, BOOL expand)

(
m_pointer=base->GrabLine(line, &m_handle, expetnd) ;
}
// Destructor, release windows resource
UnCompLine::-UnCompLine()
{
if (m_pointer!=NULL)
C
LocalUnlock(m_handle);
)
m_pointer=NULL;
}
/////////////////////////////////////////////////////////////////////////////
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B 3.12 Comp Class
B.3.12.1 C om p.h
// Comp.h : header file
II

/////////////////////////////////////////////////////////////////////////////
// Comp object
class Comp
C
// Attributes
public:
protected:
HLOCAL m_BitGroups;
int m_totalgroups;
int m_bytespergroup;
int m_totalbytes;
int m_processedbytes;
UnComp *m_uncompdata;
int m_uncompline;
int m_uncomppixel;
int m_cachegroup;
HLOCAL rrucachehandle;
BYTE *m_cachepointer;
I I Operations
public:
// Comp(UnComp *uncomp);
// -Comp();
// Comp(UnComp *uncomp, int size);
void Serialize (CArchiveSt ar) ;
void Create(UnComp ’uncomp, int groups);
void Destroy));
void AddData(BYTE ’data, int length);
void InvalidateCache();
int GetByte();
CSize GetSize();

virtual void XnitData()=0;
virtual void EndData()=0;
virtual void ProcessData()=0;
};
/////////////////////////////////////////////////////////////////////////////

B.3.12.2 Comp.cpp
// Comp.cpp : implementation file
//
II

Based on UnComp.cpp

♦include
♦include
♦include
♦include

"stdafx.h”
*larch.h*
“UnComp.h*
"Comp.h*

♦ifdef _DEBUG
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•define new DEBUG_NEW
•undef THIS_FILE
static char THIS_FILE[] =
•endif

FILE

;

// constant definitions
•define GROUPSIZE 32768
•define DEFAULTGROUPS 5
•define INCREMENTGROUPS 2
i i i i i t n i i i i i m i i i i i i t i i i i i i i i i n i i i i i m i i i i i t i i i i i i m i i i i n i i i i i i i i i i i i i i
II

UnComp

// Creator, segments to hold compressed data, more efficient than realloc
void Comp::Create(UnComp 'uncomp, int numgroups)
{
int j;
HLOCAL 'groups;
m_uncompdata = uncomp;
m_bytespergroup = GROUPSIZE;
m_totalbytes = 0 ;
m_processedbytes = 0 ;
m_uncomp1 ine=0 ;
m_uncomppixel=0 ;
m_cachegroup = -1 ;
m_cachepointer = NULL;
m_cachehandle = NULL;
// (SDI documents will reuse this document)
m_totalgroups = numgroups;
m_BitGroups = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE,
sizeof(groups)*m_totalgroups);
groups = (HLOCAL') LocalLoc)c(m_BitGroups) ;
for (j=0 ;j<m_totalgroups;j++)
{
groups[j] = LocalAlloc(LMHH_ZEROINIT | LMEM_MOVEABLE, m_bytespergroup);
}
LocalUnlock(m_BitGroups);
InitData();
}
// Destory object
void Comp::Destroy()
{
InvalidateCache();
int j;
HLOCAL 'groups;
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j= 0 ;j<m_totalgroups,-j•*■+)
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{

LocalFree(groups[j ]);
}

LocalUnlock(m_BitGroups) ;
LocalFree (rtuBiCGroups) ;
return;

// Load and Save data
void Comp::Serialize(CArchivefc ar)
{
IrrvalidateCache();
int length;
if (ar.IsStoringO )
{
ar « (CWORD) m_totalbytes;
ar « (CWORD) m_uncompdata->GetWidth();
HLOCAL ’groups;
groups = (HLOCAL*) LocalLock(m_BitGroups);
int j;
BYTE 'pointer;
for (j=0; j<=m_totalbytes/m_bytespergroup; j*■■*■)
{
pointer = (BYTE*) LocalLock(groups[j]) ;
length = m_bytespergroup;
if (m_cotalbytes/m_bytespergroup == j)
(
length = m_totalbytes % m_bytespergroup;
}
ar.Write(pointer,length);
LocalUnlock(groups(j]);
}
LocalUnlock(m_BitGroups);
}
else

(
DWORD total,width;
HLOCAL handle;
BYTE 'buffer;
handle = LocalAlloc(LMQt_ZEROINXT | LMEH_MOVEABLE, m_bytespergroup/2);
buffer = (BYTE*) LocalLock(handle);
ar »
ar »

(CWORD) total;
(CWORD) width;

do
i

length=ar.Read(buffer,min((CWORD)mjoytespergroup/2, total));
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if (length>0)
{
AddData(buffer,length);
)

total -= length;
)

while (length>0 || total>0 );
ProcessData();
EndData();
LocalUnlockthandle);
LocalFree(handle);
}
>

// Add data and more segments if necessary
void Comp::AddData(BYTE ‘data, int length)
C
int i,j;
HLOCAL ‘groups;
HLOCAL handle;
BYTE ‘pointer;
InvalidateCache();
if (length > m_bytespergroup)
(
AfxAbort ();
)
if (length+m_totalbytes >= m_totalgroups*m_bytespergroup)
{
i = m_totalgroups + INCREMENTGROUPS;
m_BitGroups = LocalReAlloc(m_BitGroups,
LMEMJ10VEABLE) ;

sizeof(groups)*i, LMEM_ZEROINIT |

groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=m_totalgroups;j<i;j++)
{
groups(j] = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE,
m_bytespergroup);
}

LocalUnlock(m_BitGroups);
m_totalgroups=i;
}

groups = (HLOCAL*) LocalLock(m_BitGroups);
handle = groups[m_totalbytes/m_bytespergroup];
pointer= (PBYTE) LocalLock(hsmdle)+ (m_totalbytes%m_bytespergroup);
if ( (m_totalbytes/m_bytespergroup) == ((m_totalbytes-t-iength) /
m_bytespergroup) )
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{

memcpy(pointer,data,length);
}

else
{
i=TH_bytespergroup-(m_totalbytes % m_bytespergroup) ;
memcpy (pointer, data, i) ;
LocalUnlockthandle);
handle = groups [(m_totalbytes+length) /m_bytespergroup];
pointer = (PBYTE) LocalLock(handle);
memcpy (pointer, data-t-i, length-i) ;
}
m_totalbytes += length;
LocalUnlockthandle);
LocalUnlock(m_BitGroups);

// Get a byte from the segment (serially)
int Comp::GetByte()

(
HLOCAL ‘groups;
HLOCAL handle;
BYTE ‘pointer;
BYTE value;
int index;
if (m_processedbytes>m_totalbytes)
C
return -1;
//
AfxAbort();
\

i

index = m_processedbytes / m_bytespergroup;
if (index == m_cachegroup)
C
value = m_cachepointer(m_processedbytes%m_bytespergroup];
}
else
C
InvalidateCache();
groups = (HLOCAL*) LocalLock(m_BitGroups);
handle = groups[ index ];
pointer = (PBYTE) LocalLock (handle) ;
value = pointer] m_processedbytes % m_bytespergroup ],m_cachepointer = pointer;
m_cachegroup = index;
m cachehandle — handle;
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//

LocalUnlockthandle);
LocalUnlock(m_BitGroups);
}

m_processedfaytes += 1;
// TRACEl(”%x ",value);
return value;
}
// Invalidate cache for higher speed
void Comp::InvalidateCache()
{
if (m_cachehandle != NULL)
{
LocalUnlock(m_cachehandle);
)
m_cachegroup = -1;
m_cachepointer = NULL;
nucachehandle = NULL;
)
// Get size of allocated data
CSize Comp::GetSize()
{
CSize size(m_uncompdata->GetWidth(),max(m_uncoinpline - 1,0));
return size;
)
/////////////////////////////////////////////////////////////////////////////

B.3.13 Compl:Comp Class
B.3.13.1 Compl.h
// Compl.h : header file
//

// / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /

// Compl object
class Compl : public Comp
C
// Attributes
public:
private:
BOOL m_synced;
int m_synccount;
// Operations
public:
Compl(UnComp "uncomp);
-Conpl ();
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Compl (UnComp *uncornp, int size) ;
void
void
void
BOOL

InitDataO ;
EndData ()
ProcessData();
SyncData();

};

/// ////////////////// //////////////////////////// ////////////////////////////

B.3.13.2 Compl.cpp
// Compl.cpp : implementation file
//

// Decompressor for Modifier RLE data compression
#include
#include
#include
#include
♦include

"stdafx.h"
“larch.h*
“UnComp.h"
“Comp.h'
“Compl.h"

♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS_FILE
static char THIS_FILE[] =
♦endif

FILE

;

// constant definitions
♦define GROUPSIZE 32768
♦define DEFAULTGROUPS 5
♦define INCREMENTGROUPS 2
/////////////////////////////////////////////////////////////////////////////

// Compl
// Special constructor
Comp1::Comp1(UnComp *uncomp)
C
Create(uncomp, DEFAULTGROUPS);
)

// Special constructor
Compl::Compl(UnComp "uncomp, int numgroups)
C
Create(uncomp, numgroups);
}

// Special desructor
Compl::-Compl()
C
DestroyO
)

// Initialize data before capture
void Compl::InitData()
{
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m_synced=FALSE;
m_synccount=0;
}

// Finish up after data is received
void Compl::EndData()
{

m_synced=FALSE;
m_synccount=0;
}

// Synchronize data to beginning of a line
BOOL Compl::SyncData()
{
int value;
int temp=m_processedbytes;
do
C
do
{
value=GetByte();
if (value<0)
{
break;
}
)
while (value!=0);
if (value<0)
C
break;
}

value=GetByte();
if (value<0)
{
break;
}
}

while (value!=0);
if (valuecO)
C
m_processedbytes=temp;
return FALSE;
}

do
{
value=GetByte();
if (value<0)
{
break;
}
}

while (value==0);
if (value<0)
{
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m_processedbytes=tenp ;
return FALSE;
}
m_processedbytes— ;
m_synced=TRUE;
return TRUE;
}

// Decompress the data
void Compl::ProcessData()
{
int i,j;
BYTE value_a,value_b,value_c;
BOOL needsync=FALSE;
UnCompLine ‘line;
int mx=m_uncoinpdata->GetWidth ()-1 ;
// TRACEO("Sync; ");
if (m_synced==FALSE)
(

if (SyncDataf)==FALSE)
C
return;
}

}
line=new UnCompLine(m_uncompdata, m_uncompline, TRUE);
// TRACEO('NnData: ");
while (m_processedbytes+50<m_totalbytes)
{

value_a = GetByte();
value_b = GetByte();
if (value_a!=0)
C
if (value_a!=255)
{
for(i=0;i<value_a;i++)
{
line->m_pointer[min (m_uncomppixel+i,mx)]=value_b;
}
m_uncomppixel+=i;
)
else
{
for(i=0;i<254;i++)
{
line->m_pointer [min (m_unconppixel+i,iidc)]=value_b;
}
m_uncomppixel+=i;
do
C
vaiue_a = value_c = GetByte();
if (value_a=255) value_c = 254;
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for (i=0;i<value_c;i++)
{
line->m_pointer [min (m_uncomppixel+i, mx) ]=value_b;
}
m_uncomppixel+=i;
}
while (value_a==255);
}
}
else
C
if (m_uncomppixel!=0)
C
needsync=TRUE;
break;
}
m_synccount=0;
}
if (m_uncomppixel==m_uncompdata->GetWidth())
{
delete line;
m_uncomppixel=0 ;
m_uncompline++ ;
m_synccount++;
line=new UnCompLine(m_uncompdata, m_uncompline, TRUE) ;
TRACEO("\n");
)
else if (m_uncomppixel>nt_uncompdata->GetWidth())
C
needsync=TRUE;
break;
)

//

// TRACEO("\n");
delete line;
if (needsync==TRUE)
{
m_synced=FALSE;
m_uncomppixel=0;
for (j=0;j<16;j++)
C
line=new UnCompLine(m_uncompdata, m_uncompline, TRUE);
for (i=0;i<m_uncompdata->GetWidth ();i++)
{
line->m_pointer[i]= ( (i +• m_uncompline) 4 1) ? 0 : 255;
}
delete line;
trt_uncompline++;
}
}

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l i l l l l
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B.3.14 CGetParams Class
B.3.14.1 GetParams.h
// GetParams.h : header file

II
/ / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / II// / ////////

// CGetParams dialog
•define GETPARAMS_MAX 8
class CGetParams : public CDialog
{
private:
CStatic *m_text[GETPARAMS_MAX] ;
CEdit *m_edit[GETPARAMS_MAX] ;
CSpinButtonCtrl *m_spin[GETPARAMS_MAX1;
BYTE *m_prcblock,*m_rules;
BYTE m_total,// Construction
public:
void SetParams(BYTE *params);
void GetParams(BYTE *params);
CGetParams(CWnd* pParent = NULL, BYTE* prcblock = NULL);
constructor
void UseDefaultParams();
BYTE GetCompressor();
int GetLineLength();
int GetVersionMajorO ;
int GetVersionMinorO ;
CString GetTitleO ;
BOOL IsValidO;

// standard

// Dialog Data
//{(AFX_DATA(CGetParams)
enum { IDD = IDD_CAPTURE_PARAMS };
//))AFX_DATA

// Overrides
// ClassWizeurd generated virtual function overrides
//f{AFX_VIRTUAL(CGetParams)
protected:
virtual void DoDataExchange(CDataExchange* pDX);
// DDX/DDV support
//}}AFX_VIRTUAL
// Implementation
protected:
// Generated message map functions
//({AFX_MSG(CGetParams)
virtual BOOL OnlnitDialog();
virttial void OnOKO ;
//}}AFX_MSG
DECLARE_MESSAGE_MAP()
private:
BYTE m_params [GETPARAMS_MAXI ;
};
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B.3.14.2 GetParams.cpp
// GetParams.cpp : implementation file
11

♦include "stdafx.h*
♦include "larch.h*
//♦include "GetParams.h*
♦ifdef .DEBUG
♦define new DEBUG_NEW
♦undef THIS.FILE
static char THIS_FILE[] =
♦endif

FILE_;

/////////////////////////////////////////////////////////////////////////////
// CGetParams dialog

CGetParams::CGetParams(CWnd* pParent, BYTE "prcblock)
: CDialog(CGetParams::IDD, pParent)
{
//C{AFX_DATA_INIT(CGetParams)
//)}AFX_DATA_INIT
m_prcblock = prcblock;
)

void CGetParams::DoDataExchange(CDataExchange* pDX)
(
CDialog::DoDataExchange(pDX);
//{(AFX_DATA_MAP(CGetParams)
//}}AFX_DATAU_MAP
}

BEGIN_MESSAGE_KAP(CGetParams, CDialog)
//{(AFX_MSG_MAP(CGetParams)
//}}AFX_MSG_MAP
END_MESSAGE_MAP()
/////////////////////////////////////////////////////////////////////////////
// CGetParams message handlers

void CGetParams:-.GetParams (BYTE *params)
C
int i;
for (i=Q;i<GETPARAMS_MAX;i++)
{
pcirams [i]=m_params [i] ;
}
}
void CGetParams::SetParams(BYTE *params)
{
int i;
for (i=0;i<GETPAEAMSJMAX;i++)
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{
n\_params [i]=params[i];
}
}
BOOL CGetParams::OnInitDialog()
{
CDialog: :OnXnitDialog()
I I TODO: Add extra initialization here
static int i_text[GETPARAMS_MAX] = {IDC_TEXT1, IDC_TEXT2, IDC_TEXT3,
IDC_TEXT4,
IDC_TEXT5, IDC_TEXT6, IDC_TEXT7, IDC_TEXT8};
Static int i_edit[GETPARAMS_MAX] = (IDC_EDIT1, IDC_EDIT2, IDC_EDIT3,
IDC_EDIT4,
IDC_EDIT5, IDC_EDIT6, IDC_EDIT7, IDC_EDIT8};
static int i_spin[GETPARAMS_MAX] = {IDC_SPIN1, IDC_SPIN2, IDC_SPIN3,
IDC_SPIN4,
IDC_SPIN5, IDC_SPIN6, IDC_SPIN7, IDC_SPIN8);

int i;
BYTE ’point = m_prcblock+9;
SetDlgItemText(IDC_TITLE,(LPCTSTR)point);
point += (strlent(LPCTSTR)point)+1);
m_total = 'point;
point++;
// point is at default values
point +•= m_total;
for (i=0;i<GETPARAMS_MAX;i++)
C
m_cext[i] = (CStatic*)GetDlgItem(i_text[i]);
m_edit[i] = (CEdit*)GetDlgItem(i_edit[i]);
m_spin[i] = (CSpinButtonCtrl*)GetDlgItem(i_spin[i]);
m_edit[i]->LimitText(3);
m_edit[i]->SetWindowText("");
m_spin[i]->SetRange(0,255);
m_spin[i]->SetPos(m_params[i]);
}
for (i=0;i<m_total;i++)
(
m_text[i]->EnableWindow(TRUE);
m_edit[i]->EnableWindow(TRUE);
tH_spin[i] ->EnableWindo'-;(TRUE) ;
m_Cext[i] ->SetWindowTer— .LPCTSTR)point) ;
point += (strlent(LPCTSTR)point)+l);
}
for (i=m_Cotai;1 <GETPARAMSJMAX; i++)
C
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m_spin[i]->SetPos(0);
}
int up,low;
m_rules = point;
while ('point!=255)
[
i = point[0];
m_spin[i]->GetRange(low,up);
switch (point[1])
(
case 0: // greater than static
low = point[2]+1;
break;
case 1: // lesser than static
up = point[2]-1;
break;
case 2: // greater than equal static
low = point[2],•
break;
case 3: // lesser than equal static
up = point[2];
break;
}
m_spin[i]->SetRange(low,up);
point+=3;
)
return TRUE;

// return TRUE unless you set the focus to a control
// EXCEPTION: OCX Property Pages should return FALSE

}
void CGetParams::OnOK()
(
// TODO: Add extra validation here
int i;
BYTE 'point = m_rules;
BYTE valuel,value2;
BOOL error;
CString titlel,title2,problem,message;
while ('point!=255)
{
error = FALSE;
valuel = m_spin(point[0]]->GetPos();
switch (point[ID
C
case 4: // greater than index
value2 = m_spin[point[2]]->GetPos C);
if (valuel <= value2)
(
problem = "greater than';
error = TRUE;
)
break;
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case 5: // lesser than index
value2 = n\_spin[point[2] ]->GetPos{) ;
if (valuel >= value2)
{
problem = "lesser than";
error = TRUE;
}
break;
case 6: // greater than equal index
value2 = m_spin[point[2]]->GetPos();
if (valuel < value2)
{
problem = "greater than or equal to”;
error = TRUE;
}
break;
case 7: // lesser than equal index
value2 = m_spin[point[21]->GetPos();
if (valuel > value2)
C
problem = "lesser than or equal to”;
error = TRUE;
}
break;
1
if (error == TRUE)
(
m_text[point[0]]->GetWindowText(titlel);
m_text[point[211->GetWindowText(title2);
message = **” + titlel +
must be " + problem + * *” + title2 +
MessageBox(message,"Parameter Error”,MB_ICONEXCLAMATXON);
break;
}

point+=3;
}
if (error==FALSE)
C
for (i=0;i<GETPARAMS_MAX; i++)

(
m_params[i] = m_spin [i]->GetPos();
}
CDialog::GnuK();
}

void CGetParams::UseDefaultParams()
[
BYTE ‘point = m_prcblock+-9;
point += (strlen((LPCTSTR)point)+l);
int total = ‘point;
point++;
int i;
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for (i=0,-i<total,-i++)
C
m_params[i] = point[i];
}

BYTE CGetParams::GetCompressor()
C
if (IsValid()==FALSE)
(

return 0;
}
return n\_prcblock[6];
}
int CGetParams::GetVersionMajor()
{

return m_prcblock[3] * 256 + m_prcblock[2];
}
int CGetParams::GetVersionMinor()
C
return m_prcblock[5] * 256 m_prcblock(4];
}
int CGetParams::GetLineLength()
C
if (IsValid()==FALSE)
(

return -1;
}
else
{

return m_prcblock[8] * 256 + rr\_prcblock[71 ;
}

}

CString CGetParams::GetTitle()
{
if (IsValid()==FALSE)
{

CString title("");
return title;
}
else
C
CString title(m_prcblock+9);
return title;
}
}

BOOL CGetParams::IsValid ()
{
if (nu?rcblock[0] == 0 && m_prcblock[l] == 0)
C
return FALSE;
}
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return TRUE;
}

B.3.15 Video Processor H eaders
The video processors are located in “FPG” files. These files are a combination of the video
processing parameters and the FPGA bitmap. The video processing parameter files (HDR)
are shown here. Each of these binary files are concatenated with the FPGA bitstream to
create the FPG file.

B.3.15.1 Deltatracker.hdr
(Binary Data)

5000
S008

so o c
S010
S012
$016
$017
$019
$021
$029
$031
$036
$037
$03A
$042
$045
$04D
$055
$057
$05F
$061
$064
$067
$06A
$06D
$070
$073

55 57
46 50
01 00
00 62
01 00
01
00 04
44 65
63 6B
65 6F
73 73
03
00 0A
42 61
6E 64
40 61
64 65
6E 00
42 61
68 00
00 02
00 03
01 00
01 01
02 00
02 03
FF

5F 4C 41 52 43 48
47 41
00 00
01 00

6C
65
20
6F

74
72
50
72

61 54 72 61
20 56 69 64
72 6F 63 65
00

02
63 6B 67 72 6F 75
00
78 69 6D 75 6D 20
76 69 61 74 69 6F

Application Magic Number; UW_LARCH
Processor Magic Number: FPGA
Version: 1.0.0.0
Data Remaining: 98 bytes
Processor ID
Compressor Type: 1
Line Width: 1024

Title: Threshold Video Processor
Number of Parameters: 3
Defaults: 0, 10, 2
PI: Background

P2: Maximum deviation
6E 64 77 69 64 74
00
FF
00
80
00
OF

P3: Bandwidth
PI >= 0
PI <= 255
P2 > 0
P2 < 128
P3 > 0
P3 < 15

B.3.15.2 Maxmin.hdr
(Binary Data)
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$000
$008
$00C
$010
$012
$016
$017
$019
$021
$029
$031
$039
$03A
$03D
$045
$048
$050
$056
$05E
$064
$067
$06A
$06D
$070
$073
$076
$079
$07C

55
46
01
00
02
01
00
4D
4D
56
6F
03
00
42
6E
4D
4C
4D
4C
00
00
01
01
02
02
01
02
FF

57
50
00
6B
00
04
61
69
69
63
CD
61
64
61
65
69
65
02
03
02
03
02
03
04
05

5F 4C 41 52 43 48 ; Application Magic Number: UW_LARCH
47 41
; Processor Magic Number: FPGA
00 00
; Version: 1.0.0.0
; Data Remaining: 107
01 00
; Processor ID
; Compressor Type: 1
; Line Width: 1024
78 69 6D 75 6D 2F
6E 69 6D 75 6D 20
64 65 6F 20 50 72 Title: Maximum/Minimum
65 73 73 6F 72 00 ;
Video Processor
; Number of Parameters: 3
7D
; Defaults: 0, 205, 125
63 6B 67 72 6F 75
00
; PI: Background
78 69 6D 75 6D 20
76 65 6C 00
; P2: Maximum Level
6E 69 6D 75 6D 20
76 65 6C 00
; P3: Minimum Level
00
; PI >= 0
FF
; PI <= 255
00
; P2 >= 0
FF
; P2 <= 255
00
; P3 >= 0
FF
; P3 <= 255
02
; P2 > P3
01
; P3 < P2

B.3.15.3 Threshold.hdr
(Binary Data)

$000
$008
$00C
$010
$012
$016
$017
$019
$021
$029
$031
$033
$034
$035
$03D
$045
$047
$04A
$04D

55
46
01
00
03
01
00
54
64
50
72
01
05
4D
64
6E
00
00
FF

57
50
00
3C
00
04
68
20
72
00

61
65
00
02
03

5F 4C 41 52 43 48 ; Application Magic Number: UW_LARCH
47 41
Processor Magic Number: FPGA
00 00
; Version: 1.0.0.0
; Data Remaining: 60 bytes
01 00
; Processor ID
; Compressor Type: 1
; Line Width: 1024
72 65 73 68 6F 6C
56 69 64 65 6F 20
6F 63 65 73 73 6F
; Title: Threshold Video Processor
; Number of Parameters: 1
; Defaults: 5
78 69 6D 75 6D 20
76 69 61 74 69 6F
; PI: Maximum deviation
00
; PI > 0
FF
; PI <= 255
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B.3.15.4 Range.hdr
(Binary Data)

$000
$008
$00C
$010
$012
$016
$017
$019
$021
$029
$02F
$030
$033
$03B
$03E
$046
$04A
$052
$056
$059
$05C
$05F
$062
$065
$068
$06B
$06E

55
46
01
00
04
01
00
52
64
65
03
00
42
6E
55
76
4C
76
00
00
01
01
02
02
01
02
FF

57
50
00
5D
00

5F 4C 41 52 43 48
47 41
00 00
01 00

04
61 6E 67 65 20 56 69
65 6F 20 50 72 6F 63
73 73 6F 72 00
CD
61
64
70
65
6F
65
02
03
02
03
02
03
04
05

7D
63
00
70
6C
77
6C
00
FF
00
FF
00
FF
02
01

Application Magic Number: UW_1
Processor Magic Number: FPGA
Version: 1.0.0.0
Data Remaining: 93 bytes
Processor ID
Conpressor Type: 1
Line Width: 1024

Title: Range Video Processor
Number of Parameters: 3
Defaults: 0, 205, 125

6B 67 72 6F 75
PI: Background
65 72 20 4C 65
00
65 72 20 4C 65
00

First Generation System Software Code

P2: Upper Level
P3: Lower Level
PI >= 0
PI <= 255
P2 >= 0
P2 <= 255
P3 >= 0
P3 <= 255
P2 > P3
P3 < P2
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Appendix C
Second Generation
System Hardware

This appendix contains the hardware design for the second
generation system. As in the first generation system, the is in a
Design Works v3.1.S schematic capture database (Appendix C.l
"Schematics" on page 300) where it is used to verify with the layout
(Appendix C.2 ”PCB Layouts" on page 315) generated manually
with the Douglas Professional Layout v4.6 tool. The layout is used
to manufacture the PCB (Appendix C.3 "Fabricated Boards" on
page 318) by Douglas’ PCB Manufacturing Facilities. The
assembled board (with the help o f Dalsa Inc.) is shown in Appendix
C.4 "Assembled Boards" on page 321. The final system can be
found in Appendix C.4.3.2 "Solder Side" on page 323.
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C.1.2

DSP

C.l.2.1 Page 1

ooooooo

Second Generation System Hardware

Schematics

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

304

University o f Windsor

C.l.2.2 Page 2
71
X

-Ifi-

-H fr

1
-VWVr-jl'

|l'

Second Generation System Hardware

Schematics

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

305

University o f Windsor

C.l.2.3 Page 3
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C.2

PCB Layouts

C.2.1

FPGA Board

C.2.1.1 Component Side

C.2.1.2 Solder Side
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C.2.2 DSP Board
C.2.2.1 Component Side

C.2.2.2 Solder Side
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C.2.3

1394 Board

C.2.3.1 Component Side

C.2.3.2 Solder Side
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C.3

Fabricated Boards

C.3.1

FPGA Board
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C.3.2

DSP Board

C.3.2.1 Component Side

C.3.2.2 Solder Side
00c
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C.3.3

1394 Board

C.3.3.1 Component Side

C.3.3.2 Solder Side
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C.4 Assembled Boards
C.4.1

FPGA Board

C.4.1.1 C om ponent Side

Z XI L I M X

C .4.1.2 Solder Side
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C.4.2

DSP Board

C.4.2.1 Component Side

C.4.2.2 Solder Side
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C.4.3

1394 Board

C.4.3.1 Component Side

C.4.3.2 Solder Side
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Appendix D
Second Generation
System Software Code

D .l

DSP Code

D .l.l

Firmware Loader

To assembler the Firmware Loader, the makeload.cmd command is
executed. This command is a simple Windows NT batch file which
assembles, links and exports the code to an s 19 (Motorola standard)
file. The rules for linking (program and data memory base) are in
linkload.cmd (not a Windows NT file, but the extension must
be.cmd) and the hex output options are in hexload.cmd (ignores any
data sections). An external program is written in C which converts
the S19 file format into a binary format which can be loaded by an
memory programmer or emulator.

D.l.1.1 makeload.cmd
..\tms320\dspa loader.asm loader.obj loader.1st -v50
8if errorlevel 1 goto stop
..\tms320\dsplnk linkload.cmd
3if errorlevel 1 goto stop
..\tms320\dsphex hexload.cmd
@if errorlevel 1 goto stop
..\bin\sl9tobin\Debug\sl9tobin loader
:stop

D.l.1.2 linkload.cmd
loader.obj
-o loader.out -m loader.map
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MEMORY
{
PAGE 0 : PROG
PAGE 1 : DATA

: origin= OFCOOh, length = 003F0h
: origin= 00060h, length = 00020h

}

SECTIONS
{

.text : load =
.bss : load =

PROG PAGE0
DATA PAGE1

}

D.l.1.3 hexload.cmd
loader.out
-map loader.mxp
-m
-memwidth 16
-order ms
ROMS
{

PAGE 0:
PROG:
origin=08000h, len=07fffh, romwidth=16
files = { loader.sl9 }
PAGE 1:
DATA:
origin=00000h, len=0ffffh, romwidth=16
files = { loader.hex }
}

SECTIONS
{
.text: BOOT
.bss:
}

D. 1.1.4 loadenasm
; Use register assignments
.imtregs
; Setup a macro to get a word (16-bits) from the EEPROM device from the last
; location read
; The device is only 8 bits, therefore 2 read are necessary.
getword.macro
mar *,arl
lacc*+,8
lar ar3,*+,ar2
apl #0ffh,ar3
or ar3

; set arp to arl
load high byte in accumulator (with 8 bits shift)
; load low byte into ar3, set arp to ar2
; set upper 8 bits of ar3 to 0
; or ar3 with accumulator

.endm
getbyte .macro
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mar *,arl
lacl*+
and #0ffh

; set arp to arl
,- load byte in accumulator
; set upper 8 bits of accumulator to 0

.endm
.bssmode,l,0
.bssword,1,0
.text
loadsplk#080h,greg
ldp #0

; set global data access to external from $8000-$FFFF
,- data page = 0

; arl is set to the last memory position used by the internal boot loader
; data for this loader is located right after it in firmware memory
maingetbyte

; get mode byte

saclmode

; store it

xor #01h
bcndtryd,neq

; xor it by 1, test if 0

getword
saclar2

; mode 1: prog download, get location word first

getword
sub #1
saclar4

; get size, subtract 1

proggetword
saclword
laclar2
tblwword
mar *+,ar4
banzprog

; get program word
use indirect program storage opcode tblw

increment write pointer
loop until complete
get another mode

trydlaclmode
xor #02h
bendtryr,neq

f try mode 2
xor by 2, test if 0

getword
saclar2

; mode 2: data download, get location word first

getword
sub #1
saclar4

;

datagetword
sacl*+,ar4
banzdata

set size, subtract 1

; get data word
; store it, increment write pointer
; loop until complete
; get another mode

tryrlaclmcde
xor #03h

; type mode 3
; xor by 3, test if 0
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bcndO,neq

; if not mode 3, no other modes available, reset system
; mode 3: execute at next word

getword
splk#0,greg

; turn off global memory

bacc

; branch to location specified in accumulator
.end

D.l.1.5 ..\bin\sl9tobin\main.c
Code for .Abin\sl9tobin\Debug\sl9tobin executable.

/* Convert S19 file into straight binary file */
/* Only process S2 entries */
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
/* Convert a hex string (with size) into a value */
int getvallchar *word,int chars)
(

char temp[80];
int a;
r
Copy specified amount */
stmcpy (temp,word,chars);
/* Terminate it */
temp[chars]=0,•

/’ Use SCANF to convert ascii hex to binary */
sscanf(temp,*%x*,&a);
return a;
}

/* Write a word to a file stream with high byte first */
void writeword(int word,FILE ’stream)
C
fputc((word»8) & 255,stream) ;
fputcfword St 255,stream) ;
return;
}
/* Write a byte to a file stream */
void writebyte(int byte,FILE ’stream)
C
fputc (byte St 255,stream) ,return;
/
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/* Main code */
/* Usage: sl9tobin [filename] * /
int main (int argc, char *argv[])
{
FILE *in, *out;
char inname[100].outname[100];
char line[80];
unsigned int sum;
int point,start=Oxffffff,value,base=-l,i,j;
/* exist if arguments not correct */
if (argc!=2 || argv[l]==NULL) return 1;
/* derive input and output file names */
sprintf(inname,”%s.sl9”,argv[l]);
sprintf(outname,”%s.bin”,argv[l]);
/* open input file in text mode, exit if error */
in = fopentinname,”rt”);
if (in==NULL) return 2;
/* open ouput file in binary mode, exit if error */
out = fopen(outname,”wb”I;
if (out==NULL) return 2;
/* Ignore first line; we know it is an sO entry */
fgets(line,79,in);
/* loop until no lines left */
while (fgets(line,79,in))
(

/* set check sum to 0 */
sum=0;
/* set counter to 0 */
point=0;
/* loop until end of line */
while (point<(int)strlen(line))
C
/* Check first character */
switchlline[point])
C
/* All valid lines begin with S */
case ’S':
point ++;
switch(line[point])
{
/* Entry 2 */
case ’2':
point ++;
/* Read in values remaining */
i = getval(line+point,2)-4;
point += 2;
point +■= 2;
/* Get memory address */
value = getval(line+point,4);
/* Set start of memory if necessary */
if (start>value) start=value;
if (value>base) base=value;
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point += 4;
/* Read program values and store in binary file*/
for (j=0;j<i;j++)
C
value = getval(line+point,2);
writebyte(value,out);
point += 2;
base++;
}

/* Exit this line */
point += 10;
break;
default:
/* Any other entry than 2, exit line */
point = 100;
break;
}
break;
default:
/* Not an S command, exit */
return 5;
}

}
)

/’ Close files */
fclose(in);
fclose(out);
/* Output binary size */
printf("Ok: %x - %x\n”,start,base);
return 0;
)

D.1.2

Firmware Builder

As with the loader, another Window NT script is written (makecode.cmd) which will
assembler all the files (will exit if any error occurs). The linkcode.cmd contains the linker
information for all the sections of code. The hexcode.cmd contains information for both
data and program memory. A new convert is written (sl9tomod) to change the S19 file
into a format which the firmware loader understands.

D.l.2.1 makecode.cmd
..\tms320\dspa
9if errorlevel
..\tms320\dspa
0if errorlevel

main.asm main.obj main.1st -v50 -x
1 goto stop
fpga.asm fpga.obj fpga.lst -vSO -x -w
1 goto stop
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..\tms320\dspa rs232.asm rs232.obj rs232.1st -v50 -x -w
@if errorlevel 1 goto stop
..\tms320\dspa tsb.asm tsb.obj tsb.lst -v50 -x -w
§if errorlevel 1 goto stop
..\tms320\dspa debug.asm debug.obj debug.1st -v50 -x -w
3if errorlevel 1 goto stop
..\tms320\dsplnk linkcode.cmd
®if errorlevel 1 goto stop
..\tms320\dsphex hexcode.cmd
@if errorlevel 1 goto stop
..\bin\sl9tomod\Debug\sl9tomod prog 1
.•stop

D. 1.2.2 linkcode.cmd
main.obj fpga.obj rs232.obj tsb.obj debug.obj
-o firmware.out -m firmware.map
MEMORY
{

PAGE
PAGE
PAGE
PAGE
PAGE

0
1
1
1
2

: PROG
;
: DATA
: PAGEO
: ONCHIP
: EEPROM

: origin
: origin
: origin
: origin
: origin

=
=
=
=
=

OlOOOh,
00800h,
00070h,
00300h,
08000h,

length
length
length
length
length

=
=
=
=
=

OfOOOh
0f800h
00008h
00200h
07ff0h

}
SECTIONS
{
.text : load = PROG PAGE 0
command : load = ONCHIP PAGE 1
grfdata : load = ONCHIP PAGE 1
fpga : load = ONCHIP PAGE 1
debug : load = ONCHIP PAGE 1
rsdata : load = ONCHIP ALIGN (128) PAGE 1
grfpack :load = DATA ALIGN1256) PAGE 1
grftran :load = DATA ALIGN(256) PAGE 1
grffifo :load = DATA ALIGN(256) PAGE 1
sendbuf :load = DATA ALIGN(256) PAGE 1
buffers :load = DATA ALIGN(256) PAGE 1
.data : load = DATA ALIGN(256) PAGE 1
}

D.l.2.3 hexcode.cmd
firmware.out
-map firmware.mxp
-m
-memwidth 16
-order ms
ROMS
C
PAGE 0:
PROG:
origin=00000h, len=0ffffh, romwidth=16
files = { prog.sl9 }
PAGE 1:
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DATA:
origin=00000h, len=Offffh, romwidth=16
files = { data.sl9 }
}

D.l.2.4 ..\bin\sl9tomod\main.c
Code for .Abin\sl9tomod\Debug\sl9tomod executable.

/* Convert S19 into special firmware loader format '/
/' Only process S2 entries */
♦include <stdio.h>
♦include <stdlib.h>
♦include <string.h>
/' Convert a hex string (with size) into a value */
int getvallchar *word,int chars)
{
char temp(80);
int a;
/* Copy specified amount */
stmcpy(temp,word,chars) ;
/' Terminate it */
temp[chars]=0;
/* Use SCANF to convert ascii hex to binary '/
sscanf(temp,*%x”,&a);
return a;
}

/' Write a word to a file stream with high byte first */
void writewordlint word,FILE 'stream)
C
fputc((word»8) & 255,stream) ;
fputc(word & 255,stream);
return;
}
/* Write a byte to a file stream '/
void writebytefint byte,FILE 'stream)
C
fputc (byte Sc 255,stream);
return;
}

/* Main code */
/' Usage: sl9tomod [filename] [mode] */
int main (int argc, char *argv[])
{
FILE 'in, 'out;
char inname[100],outname[100];
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char line[80];
unsigned int sum;
int point,start=-l,value,base=-l,i,j,mode,bufpnt;
unsigned int buffer[32768];
/* exist if arguments not correct */
if (argc!=3 || argv[l]==NULL || argv[2]==NULL) return 1;
/* derive input and output file names */
sprintf (inname, *%s.sl9',argv[l]);
sprintf(outname,*%s.bin',argv[l]);
/* open input file in text mode, exit if error */
in = fopen (inname,'rt*),if (in==NULL) return 2;
/* open ouput file in binary mode, exit if error */
out = fopen(outname,”wb');
if (out==NULL) return 2;
/* Get mode entry */
sscanf(argv[2],”%d',&mode);
/* Ignore first line; we know it is an sO entry */
£gets(line,79,in);
/* loop until no lines left */
while (fgets(line,79,in))
(

/* set check sum to 0 */
sum=0 ;
/* set counter to 0 */
point=0;
/* loop until end of line */
while (point<(int)strlentline))
{

/* Check first character V
switch(line[point])
{

/* All valid lines begin with S */
case ‘S':
point +■+;
switch(line[point])
{
/* Entry 2 */
case *2':
point *+;
/* Read in values remaining */
i = getval(line+point,2)-4;
point += 2;
point += 2;
/* Get memory address */
value = getval(line+point,4);
point += 4;
if (start<0)
f
/' First memory address ever */
start=value;
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bufpnt=0;
base=0;
}

/* Check if last address (on previous line) */
/* is equal to new address * /
if (value!=(start+(base/2)))
{

/* flush out existing data */
/* mode */
fputc(mode,out);
/* location */
writeword(start.out);
/* si2 e */
writeword(bufpnt/2,out);
/* data or program memory */
for (j=0; j<bufpnt ;]++■)
(
writebyte(buffer[j],out);
}
/* Output size to user */
printf("0k: %x - %x\n”,start,start+bufpnt/2);
start=value;
bufpnt=0;
}
/* if the same, record ascii data into buffer */
for (j=0;j<i;j++)
(

value = getval(line+point,2) ,buffer[bufpnt++]=value;
point += 2 ;
base++;
)

/* Exit this line '/
point += 10;
break;
default:
/* Any other entry than 2, exit line */
point = 100;
break;
}
break;
default:
/* Not an S command, exit */
return 5;
}

)
}
/* Input data done, flush buffer if necessary */
if (bufpnt!=0)
C
/* mode */
fputc(mode,out);
/* location */
writeword(start,out);
/* size */
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writeword(bufpnt/2,out) ;
/ * data or program memory */
for(j=0;j<bufpnt;j++)
{

writebyte(buffer[j],out)
}
/* Output size to user */
printf("Ok: %x - %x\n',start,start+bufpnt/2);
start=value;
bufpnt=0,}
/* Close files */
fclose(in) ;
fclose(out);
/» Everything OK */
printf (“0)c.\n') ,return 0;
}

D.1.3

Firmware Code

D.l.3.1 main.inc
; Set global routines for MAIN module
.global conmandl,commandh.hostnode,hostfifo
.global hostentl,hostenth,hostmask,infpga
.global fpksizeb,fpksizew, fpksizeq

D.l.3.2 debug.inc
; Set global routines for debug module
.global debugg,debuga,debugas,debugar,debugr,debugs,debugws,debugwr

D. 1.3.3 rs232.inc
; Set global routines for RS232 module
.global rsinit,rsdump,rssend,rsstat

D.l.3.4 fpga.inc
; Set global routines for FPGA module
.global fpgainit,fpgald,fpgaput,fpgaget,fpgadump,fpgarec

D. 1.3.5 tsb.inc
; Set global routines for 1394 module
.global tsbinit,tsbdump,tsbfifo,tsbfifoi

D. 1.3.6 main.asm
; Use register etssignments
.imtregs
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,- Include global references
.include "main.inc”
.include "fpga.inc”
.include “rs232.inc"
.include "debug.inc'
•include "tsb.inc”
; Location of data from FPGA and size
infpga.usect "buffers”,256,0
fpksi2 eb.set504
fpksizew.set 252
fpksizeq.setl26
,- Variables
commandl.usect
commandh.usect
hostnode.usect
hostfifo.usect
hostentl.usect
hostenth.useet
hostmask.useet

"command”,1,0
"command",1,0
“command”,1,0
"command”,1,0
"command”,1,0
"command”,1,0
"command",1,0

result.usect “command’,1,0
skip.usect "command”,1,0
lastcap.usect "command”,1,0
tempi.usect "command”,1,0
temp2.usect "command”,1,0
tcount.usect "command”,1,0
tprint.usect “command" ,1,0
; Setup COMMAND data page
compage.set
commandl
temp.set

061h

.text
; Initialize DSP
startsetc
intm
Idp
#0
clrc
sxm
clrc
ovm

; Disable wait-states
lacl
tOOOh
sacl
pdwsr
sacl
iowsr
sacl
greg
lacl
and
or
sacl

cwsr
#0ffe0h
#00010h
cwsr

; Print a period
lacl
*02eh
call
debuga
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,- Initialize all sub-systems
call
tsbinit
call
tsbfifoi
call
rsinit
call
fpgainit
call
tsbfifoi
; Initialize local and global variables
Icornpage
ldp
setc
lacl
sacl
sacl
clrc

intm
*0
comrtandl
coitmandh
intm

sacl
sacl
sacl
sacl

skip
lastcap
tcount
tprint

lacl
sacl

#1
hostmask

,- Main routine
main
ldp
Icompage
,- Reset if asked
bit
coimiandl,15
bend
0,tc

,
-reset (0)

,- Send and Received and RS232 packet to and the camera
bit
conmandl,14 ,
-camera rs232 (3,2,1)
bend
mainO,ntc
; Send packet
call
rssend
,- Wait for it
$1

call
bend

rsstat
$l,eq

,- Save status
ldp
icornpage
sfl
sfl

,-shift 2

sacb
setc

intm

lacl
orb
and
sacl

corrmandl
IGfffdn
coirmandl

Second Generation System Software Code

DSP Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

336

University o f Windsor

clrc

intm

; Output packet to terminal if debugging
call
rsdump
b

main

mainO
; Program the FPGA
bit
cortmandl,11
bend
mainl,ntc

;fpga (5,4)

; Program it
call
fpgald
; Save status
ldp
tcompage
rpt
sfl

t4

;sh:

sacb
setc

intm

lacl
orb
and
sacl

cotrmandl

clrc

intm

b

main

tOffefh
conmandl

mainl
; Write a parameter to the FPGA
bit
contnandl,9
;fpga (6)
bend
main2,ntc
,- Debug, output stream
; lacl
coimandh
; and
tOlfffh
; call
debugwr
; Send parameter
ldp
tcompage
lacl
coitmandh
and
tOlfffh
call

fpgaput

,- Get parameter (loop-back)
call
fpgaget
,- and

tOOffh

; Save status
ldp
tcompage
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,,-

setc

intm

sacl
call

comnandh
debugwr

let)
lacl
and
sacl

tcompage
comnandl
tOffbfh
comnandl

clrc

intm

b

main

main2
; Enable/disable capture
bit
commandl,8
;capture (7)
bend
main2z,ntc
lacl
bend

lastcap
main2c,neq

,- Beginning of capture, print @'s until data comes in
lacl
#040h
call
debuga
,- Initalize the FIFO
call
tsbfifoi
ldp
lacl
sacl

tcompage
#0
skip

main2c
; If failed transmittin last section of data, try sending it again
lacl
skip
bend main2a,neq
; Get data from camera
call
fpgarec
bend main3,neq
main2a
,- Send data to HOST
lar
ar2,tinfpga
call
tsbfifo
bend main2b,eq
lacl
main2b
ldp
sacl

tl

; Indicate
lacl
sacl
b

we have sucessfully got data from the camera
#1
lastcap
mainj

tcompage
skip
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main2z
lacl
sacl

#0
lastcap

main3
main9
; Debug ans TSB transactions
call
tsbdump
; Get a character from the terminal
call
debugg
bend
main,eq
call

debuga

sacb
,- Reset system if it's a SPACE
xor
#020h
bend
0,eq
b

main
.end

D. 1.3.7 debug.asm
; Use register assignments
.mmregs
; Include global references
.include "debug.inc"
,- Setup temporary system register storage */
debugstO.set
07eh
debugstl.set
07fh
; Setup debug variables in debug section
debugacc.useet "debug*,1,0
debuggrg.usect "debug*,1,0
debugdws.usect "debug",1,0
debugsb.usect "debug",1,0
debugext.usect "debug",1,0
debugscr.usect "debug",1,0
debugchr.usect "debug",1,0
debugar4.usect "debug",1,0
; Set debug data page to first variable used
debugpage .set debugacc
.text
; SAVENV macro saves all system registers and data page into temporary variables
saveenv .macro
sst
sst

#0,debugst0
#1,debugstl

; Save system registers
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ldp

#debugpage

; Set data page to debug page

sacl

debugacc

; Save accumulator

clrc

sxm

; Disable sign extension mode

Save system variables (removed)
greg
lacl
sacl
debuggrg
pdwsr
lacl
sacl
debugdws
#080h
lacl
greg
sacl
#0ff00h
lacc
sacl
pdwsr
.endm
; RESTENV macro restores all system registers and data page from temporary
variable
restenv .macro
ldp

Odebugpage

Restore system variable (removed)
lacl
debuggrg
sacl
greg
debugdws
lacl
sacl
pdwsr
lacl

debugacc

Restore accumulator

ldp

#0

reset data page

1st
1st

#0,debugstO
#l,debugstl

restore system registers

.endm
get a byte from the emulator terminal
debuggsaveenv
; save environment
call

igb

get bytes

sacl

debugacc

store it in restore registers

restenv

restore environment

ret

leave

; Print accumulator (ascii) and space to terminal
debugassaveenv
,- save environment
lacl
b
leave

#020h
debugaO

,- get ready to print a space
; print saved accumulator, space, restore environment.

,- Print accumulator (ascii) and CR to terminal

Second Generation System Software Code

DSP Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

340

University o f Windsor

debugarsaveenv
lacl
b
leave

#00dh
debugaO

save environment
,- get ready to print a CR
; print saved accumulator, CR, restore environment.

; Print accumulator (ascii) to terminal
debugasaveenv
; save environment
lacl
#0
debugaOsacl
debugext
lacl
call

set second byte to send to NULL

debugacc
isb

send saved environment accumulator
send to terminal

lacl
debugext
bend
debugal,eq
debuga2call
isb

send second byte if not NULL

debugalrestenv
ret

; restore environment
leave

,- send to terminal

; Send a CR to the terminal
debugrsaveenv

lacl
b

#00dh
debuga2

save environment

; get ready to print a CR
; continue to above routine

Send a SPACE to the terminal
debugssaveenv
save environment
lacl
b

#020h
debuga2

;get ready to print a space
;continue to above routine

; Convert a 16bit value to ascii hex with a CR to the terminal
debugwrsaveenv
; save environment
lacl
b

#00dh
debugwsO

;get ready to print a CR
;continue to next routine

; Convert a 16bit value to ascii hex with a space to the terminal
debugwssaveenv
save environment
lacl
#020h
,- get ready to print a space
debugwsOsacl
debugext ;: set last byte to send
sar

ar4,debugar4

,- save ar4

lacl
sacl

debugacc
debugscr

,- get stored accumulator

lar
ar4,#3
debugwOlacc
debugscr,4
sacl
debugscr
sach
debugchr
lacl
debugchr
and
#00fh
setc
c
sub
#10

,- set counter to 3
,- shift 4 bits
,- save upper 1 char
; load char
,- Convert 0-9 and A-F to ASCII
,- Subtract 10
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debugwl,lc
#7
#03ah
isb
*,ar4
debugwO,*-

;
; If greaCer Chan equal Co 0,
; Add 57
; xmic Che ASCII characCer

lacl
call

debugexc
isb

; princ lasc characCer (space

lar

ar4,debugar4

; resCore ar4

bend
add
debugwladd
call
mar
banz

; do Che resC of Che nybles

rescore environmenc
; leave

rescenv
rec

; Send a byte Co Che Germinal
; EnvironmenC muse be changed!

debugsb

; save ouCgoing characCer

lamm
sacl

greg
debuggrg

; save global regiscer

lamm
sacl

pdwsr
debugdws

; save waicsace regiscer

lacl
samm

#080h
greg

; sec global memory

lacc
samm

#0ff00h
pdwsr

; sec excemal waicscaces Co 7 for emulacor

ldp

#511

r sec daca page co 511 = $FF80

isb sacl

isbOrpc
nop
lacl
rpc
nop
lacl
and
bend
Germinal)

#255

;

waic a while

070h
#252

; read from $FFF0r arbicrace wich emulaCor
; waic a while

071h
#0ffh
isbO,neq

read from $FFF1
sec upper 8 bics Co 0!
; loop back if noC 0 (daca scill cransmiccing

ldp
lacl

#debugpage
debugsb

; see back Co debugger page
; gee ouCgoing daCa

ldp
sacl
lacl
sacl

#511
070h
#1
071h

;

lacl

072h

;

ldp

#debugpage

; sec back Co debugger page

lacl
sarm

debuggrg
greg

; rescore environment

lacl

debugdws

sec Co emulacor page
; save value Co $FFF0
; sec 1 Co $FFF1 Co indicaCe wriCe

arbicrace wich emulacor
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samm

pdwsr

lacl

debugsb

ret

; restore accumulator
; return

Get a byte to the terminal
Environment must be changed!
*0
igb lacl
; reset incoming data
sacl
debugsb
;

lamm
sacl

greg
debuggrg

;

lamm
sacl

pdwsr
debugdws

; save waitsate register

lacl
samm

#080h
greg

; set global memory

lacc
samm

#0ff00h
pdwsr

;

ldp
lacl
and
bend

#511
072h
#000£fh
igbl,eq

; set data page to 511 = SFF80
; read from SFFF2
; if zero, no chars available from terminal,

lacl
and

073h
#000f£h

; read from SFFF3
; set upper 8 bits to 0

ldp
sacl

#debugpage
debugsb

; set back to debugger page
; store in incoming data register

ldp
lacl
sacl
sacl

#511
#0
072h
073h

igbl
ldp

#debugpage

lacl
samm

debuggrg
greg

lacl
samm

debugdws
pdwsr

lacl

debugsb

ret

save global register

set external waitstates to 7 for emulator

set back to emulator page
; set $FFF2 and $FFF3 to zero to indicate we

;

set back to debugger page
restore environment

; restore accumulator
; return

.end

D. 1.3.8 rs232.asm
» fjc o

r S y is t S T

.mnregs
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,- Include global references
.include "rs232.inc'
.include "debug.inc'
rssize.usect "rsdata',1,0
rsbufin.usect "rsdata',29,0
rsosize.usect "rsdata',1,0
rsbufout.usect "rsdata',29,0
rsbufpnt.usect "rsdata',1,0
rsobufpnt.usect "rsdata',1,0
rspdwsr.usect "rsdata',1,0
rsgreg.usect “rsdata',1,0
rsar2.usect "rsdata',1,0
rsar3.usect "rsdata',1,0
rsar4.usect "rsdata',1,0
rsar5.usect "rsdata',1,0
rsrev.usect “rsdata',1,0
rscount.usect "rsdata',1,0
rscur.usect “rsdata',1,0
rspackok.usect "rsdata',1,0
rspackbad.usect "rsdata',1,0
rschksum.usect "rsdata',1,0
rsochksum.usect "rsdata",1,0
rstemp.usect “rsdata',1,0
rstemp2.usect "rsdata',1,0
; set RS232 page
rspage.set
rssize
reverse bits in accumulator for RS232 transmission (with table)
,- DSP serial port is MSB, RS232 is LSB
revbits.macro
;

.newblock
#000ffh

and
sfr
bend
add
tblr
lacl
bsar
b

Sl,c
4rs232tr
rsrev
rsrev
8
$2

add
tblr
lacl
and

#rs232tr
rsrev
rsrev
#000ffh

; reset local branches
; set upper 8 bits to 0
; shift right 1 bit
; was value even
; yes, get value from table

;

shift right 8 bits (use upper bits)

;

no, odd
get value from table (use lower bits)

;

,- set upper bits to 0

.newblock
.endm
,- set a byte (in accumulator) to Dalsa MCU
send.macro
.newblock
revbits

reverse bits
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samm
$1 lamm
and
bend
rpt
nop

dxr

; store in MSB shift register to CPLDs

spc
#00800h
$l,eq

; wait for transmission to be finished

#65535

; wait LONGER...

.newblock
.endm
.text
RSINIT: set interrupt, timers and serial registers
CPLD handles most of the RS232 formatting of bits
CPLD requires a pulse 1/(baud*8) times a second
rsinitsetc
intm
; disable interrupts
ldp

#0

; set data page 0

lacc
sacl

#isr
064h

; set interrupt handler
; serial communication vector at $64 in ROM version of DSP

ldp

Irspage

; set RS232 page

lacc
samm

#008ech
spc

,- enable 16 bit, frammed mode, reset transmitter/receiver

lacc
samm

#0326
prd

; set timer pulse to 25xl0A6 / 9600 / 8

lacc
samm

#00020h
ter

; set timer in continuous mode

lacl
sacl
sacl
sacl
sacl
lacc
add
sacl

#0
rscount
rspackok
rspackbad
rschksum
#rsbufin
#rsbufin
rsbufpnt

; reset variables

lamm
or
samm

imr
#00010h
imr

; set interrupt registers

lacl
samm

#010h
ifr

clrc
out

xf
,- set RS232 RTS high
rsrev,02004h

ldp

#0

clrc
ret

intm

enable interrupts
; leave

;
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; ISR: interrupt service routine for RS232 (receive)
; Receives bytes and processes DALSA MCU packet
isr ldp
trspage
,- setpage (previous
page is saved by hardware)
lamm
sacl
lamm
sacl

pdwsr
rspdwsr
greg
rsgreg

interrupt mayhappen

in debugger code, must compensate

lacl
samm
samm

#0
pdwsr
greg

sar
sar
sar
sar

ar2,rsar2
ar3,rsar3
ar4,rsar4
ar5,rsar5

lacl
bend

rspackok
; leave if stacus registers are not cleared
isrleave,neq

lacl
bend

rspackbad
isrleave,neq

; save ar's tobe used

lamm
drr
revbits
sacl
rscur

,- get received bit
; reverse the order
;store it

lacl
sub
bend
bend

rscount
#5
isrsg,eq
isrget,gt

;check packet size

lacl
add
tblr
lacl
xor
bend

rscount
(irssync
; verify header is correct
rsrev
rscur
rsrev
isrreset.neq ; if not, reset packet receiver

b

isrinc

isrsglacl
add
sacl

rscur
*4
rssize

;header just completed, record size portion
;more than header

; save size value in header

isrchklacl
rschksum
add
rscur
sacl
rschksum

; update checksum

isrinclacl
rscount
add
#1
sacl
rscount

; increment counter

b

isrleave

isrgetiacl
rscount
xor
rssize

; leave ISR
; check if packet complete
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bend

isrdone, eq

lacl
sfr
sacl
lar
mar
lacc
or
sacl
lacl
add
sacl
b

rsbufpnt

isrdonelacl
xor
add
and
xor
bend
lacl
sfr
sacl
lar
mar
lacc
sacl
lacl
add
sacl

; packet not done, record in buffer
buffer is 16 bit wide, sub-divide

t

rstemp
ar2,rstemp
*,ar2
*,8
rscur
*
rsbufpnt
#1
rsbufpnt
isrehk

increment buffer counter

update checksum

rschksum
,- packet done, verify checksum
(iOOOffh
#1
#000ffh
rscur
isrreset,neq ;isrbad ; packet is bad, leave!
rsbufpnt

NULL terminate buffer

rstemp
ar2,rstemp
*,ar2
*,8
»
rsbufpnt
#1
rsbufpnt

lacl
sub
sacl

rssize
#6
rssize

lacl
sacl

#1
rspackok

set packet OK!

b

isrleave

leave

isrbadlacl
#1
sacl
rspackbad
b

isrleave

; modify size, remove header

; set packet BAD!

,- leave

isrresetlacl
#0 ;reset receive packet registers
sacl
rscount
sacl
rspackok
rspackbad
sacl
sacl
rschksum
lacc
#rsbufin
add
♦rsbufin
sacl
rsbufpnt
ar5,rsarS ,- restore ar's and environment
isrleavelar
lar
ar4,rsar4
ar3,rsar3
lar
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lar

ar2,rsar2

lacl
sansn
lacl
samm

rsgreg
greg
rspdwsr
pdwsr

lacl
samm

#010h
ifr

; set interrupt processed bit

rete
; packet header
rssync.word Offh,055h,Oaah,05ah,0a5h
; RSSEND: format DALSA MCU pakcet and send it.
Irspage
set rs232 data page
rssendldp
lacl
bend

rsosize
rssende,eq

lar
lar
mar

ar2,irssync ; ready to send header
ar3,#4
*,ar2

rssendOsar
mar
lacl
tblr
lacl
send
banz

leave if data is zero size

ar2,rstemp2 ; send header
'+,ar3
rstemp2
rstemp2
rstemp2
rssendO,ar2

lar
mar
lacl
add
mar
sacl
send

ar3,rsosize ; setup pointers and size
\ar3
rsosize
#2
*-,ar2
rsochksum

lacc
add
sacl

frsbufout
Irsbufout
rsobufpnt

rssendllacl
sfr
sacl
lar
lacc
sacl
bsar
bsar
sacb
send
lacl
sacl

reset buffer pointer

rsobufpnt
.-divide 16-bit buffer to
; output data
rstemp2
ar2,rstemp2
*,8
*,ar3
8
8

rsobufpnt
*1
rsobufpnt

increment buffer pointer
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lacb
add
sacl

rsochksum
rsochksum

' update checksum

banz

rssendl,ar2 ;: loop until done

xor
add
send

#000ffh
#1

$

rssendeldp
ret

#0

;: send checksum

; leave

; RSSTAT: get RS232 transmission, receiver status
rsstatldp
#rspage
lacl
rspackok
; check if packet OK
bend
rsstato,neq
$1 lacl
bend
lacl

rspackbad
$2, eq
#2

rsstato
sacb
lacl
sacl
sacl
sacl
sacl
lacc
add
sacl

; if error, reset local

#0
rscount
rspackok
rspackbad
rschksum
(frsbufin
#rsbufin
rsbufpnt

lacb
$2

rsscate
ret

ldp

#0

; return 0 if all OK

; RSDUMP: dump variables and buffers for debugging
rsdumpldp
#rspage
lar
lar
mar

ar2,#rssize
ar3,#29
*,ar2

rsdumpOlacl
'+
call
debugws
mar
banz
call
ldp
ret

*,ar3
rsdumpO,ar2
debugr
10
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;RS232TR: Table o£ reversed bits £or MSB transmission
rs232tr .word
00080h,040c0h, 020a0h,060e0h,01090h,050d0h,030b0h,070f0h
.word
00888h, 048c8h,028a8h, 068e8h,01898h,058d8h,038b8h,078f8h
.word
00484h, 044c4h,024a4h,064e4h,01494h, 054d4h,034b4h,074f4h
.word
00c8ch,04ccch,02each, 06cech,01c9ch, OScdch,Q3cbch,07cfch
.word
00282h,042c2h,022a2h, 062e2h, 01292h,052d2h,032b2h,072f2h
.word
00a8ah, 04acah, 02aaah, 06aeah, 01a9ah, 05adah, 03abah, 07afah
.word
00686h,046c6h,026a6h, 066e6h,01696h,056d6h,036b6h,076f6h
.word
00e8eh,04eceh,02eaeh,06eeeh,01e9eh,OSedeh, 03ebeh,07efeh
.word
00181h, 041clh,021alh,061elh,01191h,051dlh,031blh,071flh
.word
00989h,049c9h,029a9h, 069e9h, 01999h,059d9h,039b9h,079f9h
.word
00585h,045c5h,025a5h, 065e5h,01595h,055d5h,035b5h,075f5h
.word
00d8dh, 04dcdh, 02dadh, 06dedh, 01d9dh, 05dddh, 03dbdh, 07dfdh
.word
00383h,043c3h,023a3h, 063e3h,01393h,053d3h,033b3h,073£3h
.word
00b8bh, 04bcbh, 02babh, 06bebh, 01b9bh, 05bdbh, 03bbbh, 07b£bh
.word
00787h, 047c7h,027a7h,067e7h,01797h,057d7h,037b7h,077f7h
.word
00£8£h, 04fcfh,02£afh,06fefh,01f9£h,05£dfh,03fbfh,07fffh
.end

D. 1.3.9 fpga.asm
;

Use register assignments
.nmregs

; Include global references
.include "main.inc*
.include “fpga.inc”
.include "debug.inc'
; Location of FPGA bitstream in program memory
fpgaprg.set
08000h
; 10 locations for out/in conmands for static lines
fcclk.set
02001h
fdin.set
02002h
fprog.set
02003h
fdone.set
finit.set
fedout.set
pae .set

02000h
02001h
02002h
02004h

; Variables
point.usect "fpga',1,0
temp.usect "fpga',1,0
size.usect "fpga',1,0
data.usect "fpga',1,0
,- Setup FPGA data page
fpgapage.set point
.newblock
rrr**
>
i place FPGA in reset
fpgainitldp
#fpgapage
t m t w
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clrc
out
out

xf
temp,fcclk
temp,fprog

ldp
ret

*0

,- set FPGA CCLK and PROG lines low

.newblock
; FPGALD: load fpga bitstream
fpgaldldp
#fpgapage
lacl
call

#047h
debuga

; Output “G' to terminal

clrc
out
out

xf
temp,fcclk
temp,fprog

; set FPGA CCLK and PROG lines low

rpt
nop

*1000

,- wait for FPGA reset

setc
out

xf
temp,fprog

;

rpt
nop

#100

; wait...

lar
mar

ar3,#0ffffh
*,ar3

set PROG high

SI in
bend
b
$8 banz
b

temp,finit
$8,bio
$9
SI
S7

; wait for INIT to be HIGH
; wait 65536 cycles
if still low after 65536 cycles, FPGA
,- in socket! ERROR OUT!

$9 lacc
sacl
tblr

#fpgaprg
point
size

; first byte of bitstream size

add
sacl

#1
point

; increment read pointer

lacl
call

size
debugwr

,- output bitstream size to debugger

point
data
#1
point

; get a word from memory

$2 lacl
tblr
add
sacl
lar
mar
$3 clrc
out
in

; increment pointer

ar3,#15
*,ar3

; set counter to 15 (16 bits to send)

xf
temp,fcclk

; set CCLK low

temp,finit

; ERROR OUT if INIT LOW
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bend

$7,bio

rpt
nop

*20

; wait

bit
bend
setc

data,0
$4,ntc
xf

; set DIN based on MSB of data

out

temp,fdin

setc
out

xf
temp,fcclk

rpt
nop

#20

,• wait

lacl
sfl
sacl

data

; shift data left 1 bit

sar
lacl
xor
bend

ar3,temp
temp
#08h
S5,neq

lacl
sub
sacl
bend

size
#1
size
$6,eq

mar
bant

*,ar3
$3

; do the rest of the bits

lacl
sub
sacl
bend

size
#1
size
$6,eq

; decrement size counter

b

$2

lacl
call

#044h
debugar

; Output a "D” when done programming

lacl

#0

,- leave with error code 0

ldp
ret

#0

lacl
call

#045h
debugar

ldp

#fpgapage

lacl
call

size
debugwr

,- Output stream location

lacl

#1

; leave with error code 1

data
; on 8th bit, decrement size counter

; loop until complete stream is done

; Output a ”E* for error

Second Generation System Software Code

DSP Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

3S2

University of Windsor

ldp
ret

#0

.newblock
; FPGAPUT: set 13 bit accumulator value to FPGA
fpgaput
ldp
#fpgapage
Set FPGA data page
setc

intm

disable interrupts
shift accumulator left 2 bits

sfl
sfl
and
or
sacl

#07ffch
»00003h
data

set 3 other bits to 0 (bit 15 start bit)
set stop bits
store it

lar
mar

ar3,#15
*,ar3

set counter for 16 bits

xf
temp,fcclk

set CDCLK low

rpt
nop

#5

wait__

bit
bend
setc

data,0
S4,ntc
xf

set CDIN based on high bit of data

53 clrc
out

54 out

temp,fdin

setc
out

xf
temp,fcclk

set CDCLK high

rpt
nop

*5

wait

lacl
sfl
sacl

data

$5 mar
banz

; left shift data 1 bit

data
*,ar3
$3

; do all 16 bits

clrc

intm

; enable interrupts

ldp
ret

#0

; leave

.newblock
,-FPGAGET: Get an 8 bit value from the FPGA
fpgaget
ldp
#fpgapage
,-set FPGA data page
setc

intm

? disable interrupts

lar

ar3,#7

;

set for 8 bits
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mar

*,ar3

setc
out

xf
temp, fdin

,- set CDIN low

lacl
sacl

#255
data

; reset data variable

clrc
out

xf
temp,fcclk

,- set CDCLK low

lacl
sfl
sacl

data

; shift data left 1 bit

rpt
nop

#5

; wait...

setc
out

xf
temp,fcclk

; set CDCLK high

in

temp,fedout

; set bit 0 of data based

bend
opl

$4,bio
#00001h,data

rpt
nop

#5

; wait...

mar
banz

*,ar3
S3

,- do the other 7 bits

lacl

data

; move data received into

clrc

intm

; enable interrupts

ldp
ret

#0

data

$4

; return

.newblock
;FPGADUMP: output contents of FIFO to terminal
fpgadump
#fpgapage
ldp
; set FPGA data page
in
bend

temp,pae
$2,bio

; check almost empty line
;
leave if almost empty

mar
lar
setc
rpt
in
clrc

*,ar3
ar3,#infpga
intm
#4095
*+,04000h
intm

; set memory for data move

lacl
call

»02eh
debuga

; print a *.* to the terminal

; disable interrupts
; move 4096 words
; enable interrupts
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lar
lar
mar

ar3,#infpga
ar2,#2047
*,ar3

; examine data

$1

; Uncomment to output FIFO data to terminal
lacl
call
mar
lacl
call

*+
debugws
*,ar3
»+

debugws

Uncomment to check bit 27 (new line code)
mar
*+
bit
*+# 5
$3,ntc
bend
#02dh
lacl
debuga
call
$3 mar
banz

*,ar2
$l,ar3

S2

ldp
ret

leave

#0

.newblock
;FPGAREC: Get 252 words (126 quadlets) from FIFO
fpgarec
ldp
#fpgapage
set FPGA data page
lacl

#1

set error code to 1

in
bend

temp.pae
$2,bio

leave is FIFO almost

mar
lar
setc
rpt
in
clrc

*,ar3
ar3,#infpga
intm
#fpksizew-l
*+,04000h
intm

; disable interrupts
i
; read 256 words in
; enable interrupts

rying something
lar
lar
mar

ar3,#infpga
examine data
ar2,#fpksizeq-l
*,ar3

mar
bit
bend
mar *
bit
bend

»+
*+,5
$3,ntc

$1

*1-,0
$3,ntc
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lacl
call

#02dh
debuga

$3 mar
banz

*,ar2
$l,ar3

lacl

#0

;set error code to 0 (success)

ldp
ret

#0

;leave

$2

.end

D.l.3.10 tsb.asm
; Use register assignments
.nmregs
; Include global references
.include "tsb.inc*
.include "main.inc"
.include "debug.inc"
;ISO transmission header
isohead.set
OOOOh
1394 stack variables
grfar2.usect “grfdata*,1,0
grfar3.usect "grfdata",1,0
grfar4.usect "grfdata",1,0
grfar5.usect "grfdata",1,0
grfrp.usect "grfdata",1,0
grfwp.usect "grfdata",1,0
grfinti.usect "grfdata",1,0
grfinth.usect “grfdata*,1,0
grftsbl.usect "grfdata*,1,0
grftsbh.usect "grfdata*,1,0
grffirst.usect "grfdata*,1,0
grfsize.usect "grfdata",1,0
grfoffst.usect "grfdata*,1,0
grfpnt.usect "grfdata*,1,0
grfpdwsr.usect “grfdata*,1,0
grfgreg.usect "grfdata*,1,0
grfvecl.usect "grfdata*,1,0
grfbrd.usect "grfdata",1,0
grfetc.usect "grfdata*,1,0
grfstatl.usect "grfdata*,1,0
grfstath.usect "grfdata*,1,0
grfwdone.usect "grfdata*,1,0
grfwtlab.usect "grfdata*,1,0
grfwsrid.usect "grfdata*,1,0
grfwdatl.usect "grfdata*,1,0
grfwdath.usect "grfdata*,1,0
grfflag.usect "grfdata*,1,0
grfadd.usect "grfdata*,1,0
grfind.usect "grfdata*,1,0
grfdch >
t 1t O
grfdid.usect "grfdata*,1,0
grftsize.usect "grfdata*,1,0
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tsbtlab.usect "grfdata',1,0
Csbl.usect “grfdata',1,0
tsbh.usect ”grfdata',l,0
tsbwcntl.usect "grfdata',1,0
tsbwcnth.usect "grfdata',1,0
hostpntl.usect "grfdata',1,0
hostpnth.usect "grfdata' ,1,0
hostcntl.usect "grfdata',1,0
hostcnth.usect "grfdata',1,0
hostcmsk.usect "grfdata',1,0
grfnodel.usect
grfnodeh.usect

"grfdata',1,0
"grfdata',1,0

isook.usect

"grfdata',1,0

cempc.usect

"grfdata',1,0

;sendloc.usect
;lastloc.usect
,-sendsize.usect
,-lastsize.usect
,-sendlab.usect
;lastiab.usect
;sendvec.usect
;recount.usect
grffifo.usect
grfpack.usect
grftran.usect
sendbufl.usect
sendbuf2.usect

"grfdata',1,0
"grfdata',1,0
"grfdata',1,0
"grfdata',1,0
"grfdata',1,0
"grfdata',1,0
"grfdata”,1,0
"grfdata',1,0
"grffifo’,0100h,0
"grfpack',0400h,0
"grftran',0400h,0
"sendbuf”,0300h,0
"sendbuf',0300h,0

; Set GRF page
grfpage.set grfar2
rintto.set OlOOOh
wdoneto.set 08000h
,- TSB12C01A registers
rversion.set 06000h
mode.set 06002h
rcontrol.set 06004h
rinter.set 06006h
rintmask.set 06008h
rphyacc.set 06012h
ratfstat.set 06018h
ritfstat.set 0601ah
rgrfstat.set 0601eh
ratfl.set 06040h
ratf2.set 06042h
ratf3.set 06046h
ritfl.set 06048h
ritf2.set 0604ah
ritf3.set 0604eh
rgrf.set 06060h
; Register initializers
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dcontroll.set 00201h
dcontrolh.set 0c630h
dinterl.set 00600h
dinterh.set 00308h
dintmaskl.set 00600h
dintmaskh.set 08308h
datfstatl.set 000c8h
dgrfstatl.set 00064h
ditfstatl.set 000c8h
datfstat2.set 010c8h
dgrfstat2.set 01064h
ditfstat2.set 010c8h
.text
.newblock
; TSBINIT: setup interrupt services for the TSB12C01A chip
tsbinit
ldp
#0
setc
intm
disable interrupts

lacc
sacl

#isr
060h

ldp

#grfpage

clrc
out
rpt
nop

xf
grftsbl,02000h
#65535

setc
out

xf
grftsbl,02000h

mar
lar

*,ar2
ar2,#0382

rpt
nop
banz

#65535

r set interrupt handler

; hold down reset
wait...

release reset

$1

lacl
samm
s a ir n

in
in

wait...

$1
#01h
imr
ifr

set interrupt flags

grftsbl,rversion
; try to read something :
grftsbh,rversion+1

lacl
call
ldp

#031h
debuga
#grfpage

splk
splk
out
out
splk
out

#dgrfstatl,grftsbl
#00000h,grftsbh
grftsbl,rgrfstat
grftsbh,rgrfstat+1
#datfstati,grftsbl
grftsbl,ratfstat
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out
splk
out
out

grftsbh,ratfstat+l
#ditfstatl,grftsbl
grftsbl,ritfstat
grftsbh,ritfstat+1

lacl
call
ldp

#033h
debuga
#grfpage

splk
splk
out
out
splk
out
out
splk
out
out

#dgrfstat2,grftsbl
#00000h,grftsbh
grftsbl,rgrfstat
grftsbh,rgrfstat+1
#datfstat2,grftsbl
grftsbl,ratfstat
grftsbh, ratfstat+-1
#ditfstat2,grftsbl
grftsbl,ritfstat
grftsbh,ritfstat+1

lacl
call
ldp

#035h
debuga
#grfpage

splk
splk
out
out
out
out

#dinterl,grftsbl
#dinterh,grftsbh
grftsbl,rinter
grftsbh,rinter+1
grftsbl,rintmask
grftsbh,rintmask+1

lacl
call
ldp

#036h
debuga
tgrfpage

splk
splk
out
out

idcontroll,grftsbl
idcontrolh,grftsbh
grftsbl,rcontrol
grftsbh,rcontrol+1

lacl
call
ldp

#037h
debuga
igrfpage

lacc
sacl
sacl
lacc
sacl
lacl
sacl
sacl
lacl
sacl
sacl
lacl
sacl
lacc
sacl

#grffifo
grfrp
grfwp
Igrfpack
grfpnt
*0
grfsize
grfflag
*1
grffirst
grfwdone
#3
grfoffst
#0fc00h
tsbtlab
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lacc
sacl
lacl
sacl
lacl
sacl

tsendbufl
sendloc
#05
recount

splk
splk
out
out

#00000h,grftsbl
#0417fh,grftsbh
grftsbl,rphyacc
grftsbh, rphyacc+1

m
in
lacl
and
bend

grftsbl,rphyacc
grftsbh, rphyacc+1
grftsbh
#04000h
S2,neq

mar
lar

*,ar2
ar2,#0100

rpt
nop
ban2

#65535
53

splk
splk
out
out

#dintmaskl,grftsbl
#dintmaskh,grftsbh
grftsbl,rintmask
grftsbh,rintmask+1

ldp

#0

clrc

intm

#0

isook
; Send bus reset

52
Wait for phy write

53
Wait...

set interrupt registers

enable interrupts
return

ret
.newblock

,-ISR: Interrupt Service Routine for LLC (Receives and Asycn acknowledgments)
isr
,- set 1394 data page
ldp
#grfpage
lamm
sacl
lamm
sacl

pdwsr
grfpdwsr
greg
grfgreg

lacl
samm
SchHill

#0
pdwsr
greg

sar
sar
sar
sar

ar2,grfar2
ar3,grfar3
ar4,grfar4
ar5,grfar5

lacl

grfflag
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;
;

add
sacl

isrloop
in
bend

*1
grfflag

grftsbl,02006h
isrO,bio

; is anything available on the GRF

in
in

grfinti,rinter
; if not, check other possible interrupts
grfinth,rinter+1

bit
bend

grfinth,12
isratsk,tc

bit
bend

grfintl,5
isrigo,tc

bit
bend

grfintl,6
isristop.tc

;

bit
bend

grfintl,8
isrislst,tc

;

bit
bend

grfinth,6
isrO,tc

b

isrleave

isrO
in
in
bit
bend
;
;

in
bend
b

isrl
in
in

; is async trams stuck?

iso cycle started

; iso cycle ended
iso cycle lost

; data received

nothing else, leave

grfstatl,rgrfstat
;get quadlet status
grfstath,rgrfstat+1
grfstath,15
isrleave,tc
; if empty, leave
grftsbl,02006h
isrl,bio
isrleave

; check direct line optionally also

grftsbl,rgrf
grftsbh,rgrf+1

;get quadlet

mar

*,ar2

lar
lar

ar2,grfpnt
ar3,grfpnt

,- get buffer pointers

lacl
sacl
lacl
sacl
sar

grftsbl
*+
grftsbh

; store in packet buffer

ar2,grfpnt

,- update pointer

mar

*,ar3

lacl
bend

grffirst
isr2,eq

,- is this the first quadlet of a packet?

bit
bend

grfstatl,0
isr6,tc

,- do not process as first unless "cd* bit
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ismew
isr6
lacl
sacl
lacl
and
rpt
sfr
sacl
add
tblr
lacl
bacc

#0

; determine tcode, lookup pre process code address
#3

grfoffst
#grftbpre
grftsbl
grftsbl
; call pre process

grfsize

lacl
add
tblr
lacl
bacc

grfoffst
♦grftbdur
grftsbl
grftsbl

lar
isr5
lar
mar
lacl
sacl
sar

unset first flag

#000f0h

lacl
sub
sacl
bend

isr3
lacl
add
tblr
lacl
bend

;

grffirst

; decrement size count (set by pre process call)

#1

grfsize
isr3,eq

; if packet complete, it may be debuggable
; lookup during process

,- call during process

grfoffst
#grftbrec
grftsbl
grftsbl
isr4,eq

lookup tcode in debug table

; if set, record packet into debug fifo

ar4,*grfpack

ar5,grfwp
*,ar4
*+,ar5

;

setup write to debug fifo

ar4,grftsbh

lacl
add
and
or
sacl

grfwp

lacl
xor
bend

grftsbh
grfpnt
isrS,neq

; adjust pointer for wrapping

#1

#000ffh
#grffifo
grfwp

*,ar3
isr4
lacl

grfoffst
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add
tblr
lacl
bacc

#grftbpos
grftsbl
grftsbl
; call post process

isratsk
splk
splk
out
out

#010c8h,grftsbl
#00000h,grftsbh
grftsbl,ratfstat
grftsbh,ratfstat+1

; Set ATF fifos size and clear

ismew
lacl
sacl
lacl
sacl
lacc
sacl

#1
grffirst
#3
grfoffst
#grfpack
grfpnt

; initialize some variables

ismext
in
bend

grftsbl,02006h
isrl,bio

;

isrleave
splk
out
out

ifOffffh,grftsbl
grftsbl,rinter
grftsbl,rinter+1

check for more on GRF

; set interrupt registers as begin handles

lar
lar
lar
lar

ar5,grfar5
ar4,grfar4
ar3,grfar3
ar2,grfar2

restore ar's

lacl
sarnm
lacl
sairen

grfgreg
greg
grfpdwsr
pdwsr

restore environment for debugger

lacl
samm

#01h
ifr

set interrupt flag

rete
isrigo
lacl
sacl

• leave
set ISO flag ok to send

#1
isook

splk
splk
out
out

#00400h,grftsbl
#00000h, grftsbh
grftsbl,rinter
grftsbh,rinter+1

b

isrloop

isristop
lacl
sacl
splk

#0
isook

; set LIC interrupt registers

; set ISO flag no good to send

#00200h, grftsbl

Second Generation System Software Code
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splk
out
out
b
isrislst
splk
splk
out
out

#00000h,grftsbh
grftsbl,rinter
grftsbh,rinter+1
isrloop

idcontroll,grftsbl ; Set control registers
#dcontrolh,grftsbh
grftsbl,rcontrol
grftsbh,rcontrol+1

splk
splk
out
out

#00080h,grftsbl
#00000h,grftsbh
grftsbl,rinter
grftsbh,rinter+1

lacl
sacl

#1
grfflag

b

isrloop

; set LLC interrupt registers

set debugger flag

; grftbrec: set to record received data into debugger fifo
grftbrec
.word 0,0,0,0
.word 0,0,0,0
.word 0,0,0,0
.word 0,0,0,0
; grftbpre:pre-calls
grftbpre
.word tc0_pr ,tcl_pr ,tc2_pr ,ismext
.word tc4_pr ,tc5_pr ,tc6_pr ,ismext
.word ismext, tc9_pr ,ismext, ismext
.word
ismext,ismext,tce_pr .ismext
; grftbdur: during-calls
grftbdur
.word ismext, tcl_dr ,ismext, ismext
.word ismext,ismext,ismext,ismext
.word ismext,tc9_dr ,ismext, ismext
.word ismext, ismext, tce_dr .ismext
; grftbpos: post-calls
grftbpos
.word tc0_po ,tcl_po ,tc2_po ,ismext
.word tc4_po ,tc5_po ,tc6_po .ismext
.word ismext,tc9_po .ismext,ismext
.word ismext, ismext, ismext, ismext
,- Banks: FFFF FFFn xxxx
,- n= 0 CSR
area
1 DSP Data
Low($0000-$7FFF)
2 DSP Data
High($8000-$FFFF)
3 DSP Prog
Low($0000-$7FFF)
4 DSP Prog
High($8000-$FFFF)
; n= others, results in bad_address
,- tcode 0 and 6 pre call
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tc6_pr
tcO_pr
lacl
sacl
b

#04h
grfsize
ismext

;used by 0 and 6
;set grfsize to 4 quadlets

; tcode 0 post call (write quadlet)
tcO_po
ar3,Ifgrfpack
lar
ar2,igrftran
lar
; get tlabel,rt,tcode,priority
lacl
*+,ar2
and
#0fc00h
or
#00020h
; set to write response
sacl
*+,ar3
mar
«+,ar2
; skip destination id
lacl
#00h
; set speed to 100Mb
sacl
*+,ar3
*+,ar2
lacl
,• get destoffsethigh
sacl
grfdoh
lacl
ItO
; set r_code to resp_complete for now
sacl
*+,ar3
lacl
*+,ar2
; get source id, check for broadcast
*+
sacl
and
xor
sacl

#0003fh
#0003fh
grfbrd

; set broadcast flag, 0 if broadcast

lacl
sacl

#0
grftsize

,- set number of quads to send -3

lacl
sacl
sacl

#0
*+
*+,ar3

; fill dol with nulls

lacl
and
sfr
sacl

*+
(fOfffch

; check lowword of lowoffset
; set to modulo 4
,- scale down

grfadd

lacl
xor
bend

grfdoh
ffOffffh
tcw_ba,neq

; Check highoffset = ffff

lacl
,2)
and
xor
bend

•

; Check highword of lowoffset = fOOx (x

#0fff8h
#0f000h
tcw_ba,neq

lacl
and

#00007h

add
tblr
lacl
bacc

#tc0_tb
grfvecl
grfvecl

; determine what to do on which bank

tcO_tb
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.word
.word

tcw_ba ,tc0_fnl,tc0_fn2,tc0_fn3
tc0_fn4,tcw_ba ,tcw_ba ,tcw_ba

tc0_fn2
opl

#08000h,grfadd

tcO_fnl
lar

ar5,grfadd

lacl
sacl
lacl
sacl

*+,ar5
*-t-,ar3
*+,ar5
*+

b

tcO_end

Cc0_fn4
opl

#08000h,grfadd

tc0_fn3
lacl
rpt
tblw

grfadd
#1
*+

tcO_end
lacl
bend

grfbrd
ismew, eq

b

itransmit

tcw_ba
lacc

#07000h

error in address space r_code=resp_address_error

tcw_baO
sacb
lacl
bend

grfbrd
ismew, eq

lar
lacb
sacl

ar2,#grftran+2
*

b

itransmit

; tcode 1 and 9 pre call
tc9_pr
tcl_pr
lacl
#0ffh
tcl_prO
sacl
grfsize
b
ismext

; grfsize=255, will use during call

; tcode 1 and 9 during call
tc9_dr
tcl_dr
lacl
grfsize
xor
#000fch
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bend
lacl
sacl
lacl
sfr
sfr
add
sacl
lacl
and
bend
lacl
sub
sacl
tcl_drO
b

ismext,neq
*+
grfetc

; store extended_tcode

*

,- get datalength

*2
grfsize
*
#03h
tcl_dr0,neq
grfsize
Ifl
grfsize

; compensate for ack quadlet too

; calculate number of quadlets left to read

ismext

,• tcode 1 post call (write block)
tcl_po
ar3,Igrfpack
lar
lar
ar2,Itgrftran
lacl
*-t-,ar2
; get tlabel,rt,tcode,priority
and
#0fc00h
or
#00020h
; set to write response
sacl
*+,ar3
mar
*-t-,ar2
; skip destination id
lacl
#00h
; set speed to 100Mb
sacl
*+,ar3
lacl
*+,ar2
; get destoffsethigh
sacl
grfdoh
lacl
#0
; set r_code to resp_complete for now
sacl
*+,ar3
lacl
*+,ar2
; get source id, check for broadcast
•+
sacl
and
xor
sacl

#0003fh
#0003fh
grfbrd

; set broadcast flag, 0 if broadcast

lacl
sacl

#0
grftsize

; set number of quads to send -3

lacl
sacl
sacl

#0

; fill dol with nulls

*+,ar3
*+
#0fffch

lacl
and
sfr
sacl

grfadd

lacl
xor
bend

grfdoh
#0ffffh
tcw_ba,neq

; Check highoffset = ffff

lacl
and
xor

*

; Check highword of lowoffset = fOOx (x

#0tf£8h
#0f000h
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bend

tcw_ba,neq

lacl
and
sacl

*+
#00007h
grfind

mar

*+

; skip extended_tcode

lacl
sacl
bend
add
sfr
sfr
sub
sacl

*+
grfsize
tcw_baO,eq
#3

; get datalength

lacl
add
tblr
lacl
lar
bacc

grfind
#tcl_tb
grfvecl
grfvecl
ar4,grfdoh

#1
grfdoh

tcl_tb
.word
.word

tcw_ba ,tcl_fnl
tcl_fn4,tcw_ba ,

tcl_fn2
opl

#08000h,grfadd

; handle datalength=0

; set size for repeat
; determine what to do on which bank

tcl_fnl
lar
tcl_fnla
lacl
sacl
lacl
sacl

ar5,grfadd

*+,ar5
*+,ar3
*+,ar5
*+,ar4

banz

tcl_fnla,ar3

b

tcO_end

tcl_fn4
opl

#08000h,grfadd

tcl_fn3
lacl

grfadd

tcl_fn3a
rpt
tblw

#1

add
mar

#2
*,ar4

banz

tcl_fn3a,ar3
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b

tcO_end

,- tcode 2 and 6 post call
tc6_po
tc2_po
ar3,igrfpack
lar
*+
lacl
and
#0fc00h
grfwtlab
xor
bend
ismew, neq
adrk
#2
*+
lacl
xor
grfwsrid
bend
ismew, neq
adrk
response
lacl
sacl
lacl
sacl

#2
»+
grfwdatl
•

lacl
sacl
sacl

#01h
grfwdone
grfflag

b

ismew

; get tlabel

,- check tlabel
; get source id
,• check source id
;

move received quad into memory, not

grfwdath

; tcode 2 and 4 pre call
tc2_pr
tc4_pr
lacl
#03h
sacl
grfsize
ismext
b

; indicate transaction completed

; used by 2 and 4

; tcode 4 post call (read quadlet)
tc4_po
lar
ar3,#grfpack
lar
ar2,#grftran
lacl
*-t-,ar2
,- get tlabel,rt,tcode,priority
and
#0fc00h
#00060h
or
; set to read response
sacl
*+,ar3
mar
*+,ar2
; skip destination id
lacl
#00h
; set speed to 100Mb
sacl
*-t-,ar3
lacl
*+,ar2
; get destoffsethigh
sacl
grfdoh
lacl
*0
; set r_code to resp_complete for now
sacl
*+,ar3
lacl
*+,ar2
; get source id, check for broadcast
*+
sacl
and
xor
bend

#0003fh
#0003fh
ismew, eq

lacl

#1

Second Generation System Software Code

; if this is a broadcast, leave now

DSP Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

369

University of Windsor

sacl

grftsize

; set number of quads to send -3

lacl
sacl
sacl

#0
♦+
*+,ar3

; fill dol with nulls

lacl
and
sfr
sacl

*+
#0fffch

;

grfadd

lacl
xor
bend

grfdoh
(tOffffh
tcr_ba,neq

lacl
and
xor
bend

«
#0fff8h
#0fOOOh.
tcr_ba,neq

lacl
and

*+
#00007h

add
cblr
lacl
mar
bacc

#grftc4tb
grfvecl
grfvecl
*,ar5

check lowword of lowoffset
r set to modulo 4
; scale down

; Check highoffset = ffff

;

Check highword of lowoffset = fOOx

,• determine what to do on which bank

grftc4tb
.word
.word

cc4_fn0,Cc4_fnl,cc4_fn2,Cc4_fn3
Cc4_fn4,ccr_ba ,tcr_ba ,tcr_ba

tc4_fn2
opl

#08000h,grfadd

tc4_fnl
lar

ar5,grfadd

lacl
sacl
lacl
sacl

*+,ar2
'+,ar5
*+,ar2
*+,ar5

b

itransmit

tc4_fn4
opl

#08000h,grfadd

tc4_fn3
mar

*,ar2

lacl
cblr
add
tblr

grfadd

£

itransroit

*1
*
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tc4_fn0
mar

*,ar2

lacl
sub
sacl
bend

grfadd
#0200h
grfadd
tcr_ba,nc

; error if msb=0 and offset<400

sub
bend

#0200h
tcr_ba,c

; error if msb=0 and offset>800

lacl
add
tblr
sub
tblr

grfadd
#grfcsronw-l
*+
#1
*

b

itransmit

tcr_ba
lacc

#07000h

; error in address space r_code;

lacl
sacl

#1
grftsize

;

lacl
mar

#0
\ar2

sacl
sacl

*+

tcr_baO
sacb

lar
lacb
sacl

ar2,#grftran+2

b

itransmit

set number of quads to send -

*

; tcode 5 pre call
tc5_pr
lacl
#04h
grfsi2 e
sacl
b
ismext
; tcode 5 post call (read block)
tc5_po
lar
ar3,#grfpack
ar2,#grftran
lar
lacl
*+,ar2
; get tlabel,rt,tcode,priority
and
#0fc00h
#00070h
or
,- set to read block response
*+-,ar3
sacl
mar
*+,ar2
; skip destination id
lacl
; set speed to 100Mb
#00h
*+,ar3
sacl
*
-,.■*
s+,<xc2
±a£x
; get destofcsethigh
grfdoh
sacl
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lacl
sacl
lacl
sacl

*0
*-f,ar3
*+,ar2
*+

and
xor
bend

#0003fh
#0003fh
ismew, eq

lacl
sacl
sacl

#0
*+
*+,ar3

; fill dol with nulls

lacl
and
sfr
sacl

*+
#0fffch

,- check lowword of lowoffset
set to modulo 4
; scale down

grfadd

lacl
xor
bend

grfdoh
IfOffffh
tcr_ba,neq

; Check highoffset = ffff

lacl
and
xor
bend

*

; Check highword of lowoffset = fOOx (x

#0fff8h
#0f000h
ccr_ba,neq

lacl
and
sacl

*+
#00007h
grfind

mar

»+

; skip extended_tcode

lacl
sacl
bend
add
sfr
sfr
sub
sacl
add
sacl

*,ar2
grfsize
ccr_ba0,eq
#3

; get datalength

lacl
add
cblr
lacl
lar
bacc

grfind
#grftc5tb
grfvecl
grfvecl
ar4,grfdoh

#1
grfdoh
*2
grftsize

; set r_code to resp_complete for now
; get source id, check for broadcast

; if this is a broadcast, leave now

; handle datalength=0

; set size for repeat
; set transmission size
; determine what to do on which bank

grftc5tb
.word
.word

tc5_fn0,tc5_fnl, tc5_fn2,tc5_fn3
tc5_fn4,tcr_ba ,tcr_ba ,tcr_ba

Cc5_fn2
opl

#08000h,grfadd

cc5_fnl
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lacl
sacl
lar
lacl
sacl

#0
*+
ar5,grfadd
grfsize
*+,ar5

tc5_fnla
lacl
sacl
lacl
sacl

*+,ar2
*+,ar5
*+,ar2
*+,ar4
banz

b

Cc5_fnla,ar5

itransmit

tc5_fn4
opl

#08000h,grfadd

tc5_fn3
lacl
sacl
lacl
sacl
lacl

#0
*+
grfsize
*+
grfadd

tc5_fn3a
rpt
tblr

#1
»+

add
mar

#2
*,ar4

banz

tc5_fn3a,ar2

b

itransmit

tc5_fn0
lacl
sub
sacl
bend

grfadd
#0200h
grfadd
tcr_ba,nc

; error if msb=0 and offset<400

sub
bend

(f0200h
tcr_ba,c

; error if msb=0 and offset>800

lacl
sacl
lacl
sacl

#0
*+
grfsize
*+■

lacl
add

grfadd
#grfcsronw-l

tc5_fn0a
tblr
sub
tblr
add

*+
#1
*>,ar4
#3
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banz

tc5_fn0a,ar2

b

itransmit

,- tcode 9 post call (lock)
tc9_po
ar3,#grfpack
lar
ar2,tgrftran
lar
lacl
*+,ar2
and
#0fc00h
or
(tOOObOh
sacl
*+,ar3
mar
*+,ar2
lacl
#00h
sacl
*+,ar3
*+,ar2
lacl
grfdoh
sacl
lacl
#0
sacl
*+,ar3
lacl
*+,ar2
*+
sacl

,- get tlabel,rt,tcode,priority
; set to lock response
,- skip destination id
; set speed to 100Mb
; get destoffsethigh
; set r_code to resp_complete for now
; get source id, check for broadcast

and
xor
bend

#0003fh
*0003fh
ismew, eq

lacl
sacl

grftsize

; set number of quads to send -3

lacl
sacl
sacl

#0
*+
*+,ar3

; fill dol with nulls

lacl
and
sfr
sacl

•+
iOfffch

; check lowword of lowoffset
; set to modulo 4
; scale down

grfadd

lacl
xor
bend

grfdoh
lOffffh
tcl_ba,neq

; Check highoffset = ffff

lacl
and
xor
bend

•

; Check highword of lowoffset = fOOx (x

#0fff8h
#0f000h
tcl_ba,neq

lacl
and
sacl

*+
#00007h
grfind

lacl
sub
bend

*

; check extended_tcode

#8
tcl_ba,c

; leave if e_tcode > 8

lacl
add
tblr

*+
ftc9_tb0
grfvecl

,- if this is a broadcast, leave now

n

Second Generation System Software Code

; check datalength vs e_tcode

DSP Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

374

University o f Windsor

lacl
xor
bend

*+,ar2
grfvecl
tcl_ba,neq

,- if datalength and table do not match, leave
; advance to block data

lacl
add
tblr
lacl
bacc

grfind
#tc9_tbl
grfvecl
grfvecl

,- determine what to do on which bank (read)

; fetch_add changed Co 8h since aic5800 stops NT with asynclocks of one quadlet
tc9_tb0
.word Offffh,00008h,OOOOSh,00008h,Offffh,00008h,00008h,Offffh ,- no
little_add
.word Offffh,Offffh,Offffh,Offffh,Offffh,Offffh,Offffh,Offffh
tc9_tbl
.word
.v/ord

tcl_ba ,tc9_frl,tc9_fr2,tc9_fr3
tc9_fr4,tcl_ba ,tcl_ba ,tcl_ba

tc9_fr2
opl

#08000h,grfadd

tc9_frl
lar
lacl
sacl
lacl
sacl

ar5,grfadd
grfecc
*+
#04h
'+,ar5

lacl
sacl
sacl
lacl
sacl
sacl
mar

*+,ar2
'+,ar5
grftsbl
*,ar2
*+,ar5
grftsbh
*_

b

tc9_po0

o
o
o
00
o

_fr3
lacl
sacl
lacl
sacl

grfetc
*+
»04h
*+

s:

_fr4
opl

lacl
tblr
add
tblr

grfadd
grftsbl
#1
grftsbh

lacl
sacl
lacl
sacl

grftsbl
*+
grftsbh
*+
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tc9_po0
tc9_po0
lacl
add
cblr
lacl
mar
bacc
tc9_tb2
.word
tc9_jna
lacl
xor
and
mar
or
sacl
lacl
xor
and
mar
or
sacl

grfetc
#tc9_tb2
grfvecl
grfvecl
*,ar3

.■perform appropriate e_tcode function

itransmit, tc9_ma, tc9_co, tc9_fe, itransmit, tc9_bo, tc9_wr, itransmit

»+

•Offffh
grftsbl

grftsbl
*+

*0ffffh
grftsbh

get arg_value low
compliment
and with old_value low
or with data_value low
store over old_value low
get arg_value high
compliment
and with old_value high

*+

grftsbh

or with data_value high
store over old_value high

tc9_pol
cc9_co
lacl
xor
bend
lacl
xor
bend
tc9_co0
lacl
sacl
lacl
sacl

grftsbl
itransmit,neq
grftsbh
*+

itransmit,neq

get old_value low
xor with arg_value low
if not zero, then not equal, leave
get old_value high
xor with arg_value high
if not zero, then not equal, leave

move data_value into old_value
grftsbl
grftsbh
tc9_pol

tc9_bo
lacl
xor
bend
lacl
xor
bend
b

grftsbl
*+

tc9_bo0,neq
grftsbh
*+

tc9_fe,neq
itransmit

get old_value low
xor with arg_value low
if not zero, then not equal, advance to fetch_add
get old_value high
xor with arg_value high
if not zero, then not equal, advance to fetch_add
leave

tc9_bo0
mar
tc9_fe
lacc

grftsbh,16
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or
add
add
sacl
sach

grftsbl
*+
*,16
grftsbl
grftsbh

b

tc9_pol

tc9_wr
lacl
xor
bend
lacl
xor
bend
b
tc9_pol
lacl
add
tblr
lacl
mar
bacc

,- or low acc with olcLvalue low
; add arg_value low to low acc
; add arg_value high to high acc
; store acc back into old_value

grftsbl
*+
tc9_bo0,neq
grftsbh
*+
tc9_fe,neq
tc9_coQ

;
;
;
;
;
;
;

grfind
#tc9_tb3
grfvecl
grfvecl
*,ar5

; determine what to do on which bank (read)

get old_value low
xor with arg_value low
if not zero, then not equal, advance to fetch_add
get old_value high
xor with arg_value high
if not zero, then not equal, adcance to fetch_add
move data_value to old_value

tc9_t±>3
.word
.word

ismew, tc9_fwl, tc9_fwl, tc9_fw3
tc9_fw3,ismew. ismew, ismew

tc9_£wl
lacl
sacl
lacl
sacl

grftsbl
*+
grftsbh
*

b
tc9_fw3
lacl
tblw
add
tblw
b

; write back data memory

itransmit

grfadd
grftsbl
#1
grftsbh

; write back program memory

itransmit

; send one quadlet payload since TSB12C01A or AIC5800 has a problem with no
payload
tcl_ba
lacc

#07000h

; error in address space r_code=resp_address_error

tcl_baO
sacb
lacl
mar
sacl
sacl

grfetc
*,ar2
#04h
*+
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lacl
sacl
sacl

#0
*+
*+

lar
lacb
sacl

ar2,#grftran+2

b

itransmit

*

; tcode 14
tce_pr
lacl
sacl
b

pre call

; tcode 14
tce_dr
lacl
xor
bend
lacl
bend

during call

lacc
sacl
lacc
sacl
out
out
tce_dr0
in
in
lacl
and
bend

#0ffh
grfsize
ismext

*+
#0000lh
tce_pr,neq
*+
tce_pr,neq
#00000h
grftsbl
#08000h
grftsbh
grftsbl,rphyacc
grftsbh,rphyacc+1

grftsbl,rphyacc
; Wait for phy read
grftsbh,rphyacc+1
grftsbh
#08000h
tce_dr0,neq

lar
mar

ar2,#0ffffh
*,ar2

_drl
banz

tce_drl,ar2

in
in

grftsbl,rphyacc
grftsbh,rphyacc+1

lacl
sfr
sfr
or
sacl
lacl
sacl

grftsbl

out
out

grfnodel,m o d e
grfnodeh, mode+1

#0ffc0h
grfnodeh
#00
grfnodel
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lacc
sacl
lacc
sacl
out
out

*00000h
grftsbl
#08100h
grftsbh
grftsbl,rphyacc
grftsbh, rphyacc+1

tce_dr2
in
in
lacl
and
bend

grftsbl,rphyacc
grftsbh,rphyacc+1
grftsbh
#08000h
tce_dr2,neq
in
in

;
;
;
;

r

; Wait for phy read

grfflag,0x6012
grftsbh,0x6013

lacl
sacl
lacl
sacl
out
out

#046h
grftsbh
#00eh
grftsbl
grftsbl,ratfl
grftsbh,ratf1+1

lacl
xor
sacl
lacc
sacl
out
out

grftsbh
iiOffffh
grftsbh
iiOffffh
grftsbl
grftsbl,ratf3
grftsbh,ratf3+l

b

ismew

; itransmit: transmit an async packet when in isr routine
itransmit
splk
#00000h,grftsbl
out
grf tsbl,rinter
splk
#00400h,grftsbh
out
grftsbh,rinter+1
lar
mar
lar

ar2,#grftran
*,ar2
ar3,grftsize

out
out

*+,ratfl
*+,ratf1+1

itransmitO
out
out

*+,ratf2
*+,ratf2+l,ar3

banz

itransmitO,ar2

out
out

*+,ratf3
*+,ratf3+l

itransmit2
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in
in

grfintl,rinter
grfinth,rinter+1

bit
bend

grfinth, 5
itransmit2,ntc

in
in

grftsbl,m o d e
grftsbh, mode+1

lacl
bsar
and
bend
sub
bend

grftsbl
4
#0fh
itransmit3,eq
#3
itransmit3,geq

b

ismew

itransmit3
; lacl
grfflag
; add
#1
sacl
grfflag
b

grfcsrom
.word
.word
.word
.word
.word

itransmit

00404h,Offffh
03133h,03934h
OOOffh,OlOOOh
OOOOOh,OdlOlh
OOOOOh,OOOOlh

;Bus_Info_Block 0404

;id 80ffff

.word
.word
.word
.word
.word

00004h, Off ffh
00380h,0ffffh
OOcOOh,00380h
08d00h,00002h
OdlOOh,00004h

,-Root dir
;module_vendor_id
,-node_capabilities 83c0
;node_unique_id
;unit_directory

.word
.word
.word

00002h,0ffffh
OOOOOh,OdlOlh
OOOOOh,OOOOlh

;Leaf 1, node_vendor_id
;id 80ffff

.word
.word
.word
.word

00003h,Offffh
01200h,0a02dh
01300h,00100h
0d400h,OOOOlh

;unit_directory

.word
.word
.word
.word

00003h, Offffh
04000h,00800h
08100h, 00002h
08200h,00007h

,-Unit_dependent_directory
;conmand_regs_base
,-vendor
,-model

.word
.word
-word
.word

00005h, Offffh
OOOOOh,OOOOOh
OOOOOh,OOOOOh
04441h,04c53h

;Dir 1, Leaf 1, module_vendor_id text

AW

.word

;DALSA INC.

n AQA

0432eh,OOOOOh
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.word
.word
.word
.word
.word
.word

00005h,Offffh
OOOOOh,OOOOOh
OOOOOh,OOOOOh
04c49h,04e45h
02053h,04341h
04e00h,OOOOOh

.word

OOOOOh,OOOOOh

,-Dir 1, Leaf

,-LINE SCAN

.newblock
; TSBFIFO: send an isochronous packet out
tsbfifo
ldp
#grfpage
mar
lar

*,ar3
ar3,#08000

bit
bend

isook, 15
$5, tc

banz

S3

lacl
call

#023h
debuga

call

tsbfix

b

tsbfifo

lar

ar3,#08000

setc
in
in
clrc

intm
tsbl,rinter
tsbh,rinter+1
intm

bit
bend

tsbh,5
$6, tc

banz

$2

lacl
call

#024h
debuga

call

tsbfix

b

tsbfifo

setc

intm

splk
splk

#00fclh,tsbl
#00400h,tsbh

out

tsbl,rinter

$3
; make sure the iso cycle has started

if not, try to fix it!

S5
$2

make sure transmission is available

if not, try to fix it!

$6
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out

tsbh,rinter+1

splk
splk

lisohead,tsbl
#fpksizeb,tsbh

out
out

tsbl,ritfl
tsbh,ritfl+l

number of bytes (fpksizeb)

$4

lar
mar

ar4,#fpksizeq-2
*,ar2

out
out

*+,ritf2
*-t-,ritf2+l,ar4

banz

$l,ar2

out
out

*+,ritf3
*+,ritf3+l

clrc

mtm

lacl
sub
sacl
bend

tempc

lacc
sacl

*2048
tempc

lacl
call

*02eh
debuga

block size in quads - 2

$1

tsbfifoo
lacl
tsbfifoe
ldp
ret

Print a

every 2048 packets

#1
tempc
tsbfifoo.neq

#0

*0

.newblock
; TSBFIFOI: initialize ISO tranmission
tsbfifoi
ldp
#grfpage
lacc
sacl

*2048
tempc

ldp
ret

*0

.newblock
; TSBDUMP: dump the contents of the receiver fifo buffer for debugging
tsbdump
ldp
#grfpage
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tsbdumpO
lacl
and
or
sacl

grfrp
#000ffh
#grffifo
grfrp

lacl
xor
bend

grfrp
grfwp
Csbdumpe,eq

lar
lacl
call
ldp
mar
lacl
call
ldp
mar
lacl
call

ar2,grfrp
grfflag
debugws
#grfpage
*,ar2
*+
debugws
#grfpage
*,ar2
*+
debugwr

ldp
sar

#grfpage
ar2,grfrp

b

csbdumpO

csbdumpe
ldp
rec

#0

.newblock
,-TSBFIX: cry Co resec che LLC so chac ic can concinue sending
csbfix
secc
incm
ldp
splk
splk
ouc
ouc

(igrfpage
IfdconCroll,grfCsbl
#dconCrolh,grfCsbh
grfCsbl,rcontrol
grfcsbh,rconCrol+l

lacl
sacl

#0
isook

splk
splk
ouc
ouc

#dincmaskl,grfCsbl
#dinCmaskh,grfCsbh
grfCsbl,rinCmask
grftsbh,rincmask+l

ldp

*0

clrc

incm

; Sec control regiscers

ret
.end
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D.1.4

EEPROM Em ulator Utilities

D.l.4.1 loademul.cmd
Scopy loader.bin/b+prog.bin/b+start.bin/b firmware.bin
@ ..\bin\urload firmware.cfg

D. 1.4.2 boot.bin (binary)
Following byte indicates parallel 8 bit bootup mode.

$81

D.l.4.3 startbin (binary)
Following bytes are command for firmware loader (3) and location to execute $1000.

$03 $10 $00

D. 1.4.4 firmware.cfg
// firmware.cfg
// script for unirom to load firmware code into emulator
[HOST]
// set interface to parallel port 1
port p378
[cfg]
// set device to 64K FLASH device (with write line)
device 64
0 FLASH
// set reset state
reset
HIGH TRISTATE
// set arbitration
arbitration c
[an d ]

// reset device
RESET OFF
// initialize unirom serial communication registers for DSP
fill fffO fff4 00
// load DSP ROM boot register
load bin boot.bin ffff
// load firmware data
load bin firmware.bin 8000
// set serial comnunication mode for host
CONSOLE vcom fffO none 19200
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D.l.4.5 verify.cmd
Scopy loader.bin/b+prog.bin/b+start.bin/b firmware.bin
@ ..\bin\urload verify.cfg

D.l.4.6 verify.cfg
// verify.cfg
// script for unirom to verify firmware code in emulator
[HOST]
// set interface to parallel port 1
port p378
[cfg]
// set device to 64K FLASH device (with write line)
device 64
0 FLASH
// set reset state
reset
HIGH TRISTATE
// set arbitration
arbitration c
[and]
// reset device
RESET OFF
// initialize unirom serial communication registers for DSP
fill fffO fff4 00
// verify DSP ROM boot register
verify bin boot.bin ffff
// verify firmware data
verify bin final.bin 8000
// set serial conmunication mode for host
CONSOLE vcom fffO none 19200
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D.2

FPGA Hardware Description

D.2.1

Synopsys Scripts

As in the first generation system before Design Compiler can be executed, a setup file
(.synopsys_dc.setup) must be located in the current directory which contains the
information o f the target technology. Once Design Compiler is loaded, a command to load
the

video

processor

should

be

executed:

“analyze

-f

vhdl

-lib

DALSA

<videoprocessor>.vhd”. After the code is successfully read in, the automated script can be
executed with “include makefpga.scr” .

D.2.1.1 .synopsys_dc.setup
/* Set information for schematic sheets */
designer = “Roberto Muscedere',company = “VLSI Research Group' ;
/* Set synthetic library path, for synopsys libs and alliance libs */
search_path = (. /CMC/tools/synopsys/libraries/syn \
/CMC/tooIs/xactvm/ synopsys/1ibraries/syn}
/* Set target hardware to 4005-5, include primatives and specific libraries */
link_library = {“*" xprim_4010e-3.db xprin\_4000e-3.db xgen_4000e.db xdc_4000e3.db xio_4000e-3.db xfpga_4000e-3.db}
target_library = {xprim_4010e-3 .db xprirr\_4000e-3 .db xgen_4000e.db xdc_4000e-3 .db
xio_4000e-3.db xfpga_4000e-3.db}
/* Add symbol library (for gui interface) */
symbol_library = xc4000e.sdb
/* Add design ware synthetic libraries to improve performance */
define_design_lib xdw_4000e -path \
/CMC/tools/xactvm/synopsys/1ibraries/dw/lib/xc400 Oe
synthetic_library = {xdw_4000e.sldb standard.sldb}
/* Setup outputs for Xilinx XNF file format */
compile_fix_multiple_port_nets = true
xnfout_constraints_per_endpoint = 0
xnfout_library_version = “2.0.0*
bus_naming_style = “%s<%d>*
bus_dimension_separator_style = “><“
bus_inference_style = "%s<%d>'
edifout_netlist_only = true
edifout_power_and_ground_representation = cell
edifout_write_properties_list = *instance_number port_location part'
xlnx_hier_blknm = 1
/* Define DALSA library location */
define_design_lib DALSA -path “./DALSA*

D.2.1.2 makefpga^cr
/* be sure to analyze video processor before executing this script */
/* eg: analyze -f vhdl -lib DALSA processor.vhd */
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/* put everything inside the DALSA library, keeps things neat */
analyze -f vhdl -lib DALSA conmdata.vhd
analyze -f vhdl -lib DALSA camerasig.vhd
analyze -f vhdl -lib DALSA reset.vhd
analyze -f vhdl -lib DALSA fifo.vhd
analyze -f vhdl -lib DALSA packages.vhd
analyze -f vhdl -lib DALSA interface.vhd
elaborate -lib DALSA system_config
/* do not touch special FPGA pins and RAM elements */
current_design corrmdata
set_dont_touch x*
/* do not touch RAM elements */
current_design system
set_dont_touch x*
/* set no ports for clock */
set_pad_type -no_clock
/* except the main clock port and controller clock */
set_pad_type -clock {CLK}
set_pad_type -clock (CDCLK)
set_port_is_pad
/* Set pin locations */
include fpgapins.scr
J* assign pads to ports ’/
insert_pads
/* Set timing constraint to 20 MHz */
create_clock CLK -period 49 /* 24 */
compile -map_effort low
/* Not necessary, but nice to see if it is routable */
report_fpga
/* Not always accurate, but good indication for routability */
report_timing
replace_fpga
/* Set FPGA target part number */
set_attribute system "part” -type string "4010epc84-3”
set_attribute find(design,***) ”xnfout_use_blknames’ -type boolean FALSE
/* Output as sxnf since it contains pin assignment information */
write -format xnf -hierarchy -output fpga.sxnf
/* Required for new Xilinx Tools and sxnf files */
write_script > fpga.dc
/* Execute Xilinx Alliance tools to make fpga.stream file */
sh makefpga
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D.2.1.3 fpgapins.scr
/* Camera lines */
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"CLK'} "pad_location* -type string "P13'
{“STRB'} "pad_location* -type string "P78’
("LVAL”} "pad_location* -type string *P77”
{"USR_EN'} “pad_location* -type string "P5'
{"FUTURE'} "pad_location" -type string "P6'
{"DEXSYNCIN'} "pad_location* -type string "P23'
("DEXSYNCOUT'} "pad_location” -type string *P24”
{"DPRINOUT'} "pad_location* -type string *P70'

set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"AD<0>"}
{"AD<1>'}
("AD<2>'}
{"AD<3>'}
{"AD<4>'}
{“AD<5>'}
{"AD<6>'}
{”AD<7>'}

"pad_location”
“pad_location'
”pad_location'
"pad_location'
“pad_location'
“pad_location"
”pad_location'
"pad_location”

-type
-type
-type
-type
-type
-type
-type
-type

string
string
string
string
string
string
string
string

"P79'
“P80'
"P81'
"P82’
"P83'
"P84”
*P3'
"P4”

set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"BD<0>"}
{"BD<1>’}
{"BD<2>“}
("BD<3>'}
{"BD<4>'}
{"BD<5>'}
{"BD<6>“}
{"BD<7>'}

Hpad_location'
”pad_location"
"pad_location"
"pad_location”
"pad_location'
"pad_location”
“pad_location”
"pad_location"

-type
-type
-type
-type
-type
-type
-type
-type

string
string
string
string
string
string
string
string

*P7*
*P8'
"P9'
"P10’
“P20"
"P19”
"P18”
"P14"

/* FIFO Data lines */
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"FOUT<0>'}
{"F0UT<1>'}
{"F0UT<2>"}
{"F0UT<3>”)
{"F0UT<4>”}
{"F0UT<5>'}
("F0UT<6>'}
{"F0UT<7>'}
{"F0UT<8>'}

"pad_location' -type
"pad_location' -type
"pad_location’ -type
"pad_location' -type
"pad_location' -type
"pad_location’ -type
"pad_location* -type
“pad_location' -type
"pad_location' -type

set_attribute
set..attribute
set..attribute
set..attribute
set..attribute
set..attribute
set..attribute
set..attribute
set..attribute

{"F0UT<9>'}
{"FOUT<10> }
{"F0UT<11> }
{*F0UT<12> }
{"F0UT<13> }
{"F0UT<14> }
{"F0UT<15> }
{"F0UT<16> }
{"F0UT<17> }

”pad_location' -type string "P51'
*pad_location’ -type string "P50
"pad_location’ -type string "P49
“pad_location' -type string "P48
”pad_location' -type string "P47
"pad_location* -type string “P46
*pad_location' -type string "P45
"pad_location* -type string *P44
"pad_location' -type string •P40

set..attribute
set..attribute
set..attribute
set..attribute
set..attribute
set..attribute
set..attribute

{"F0UT<18>
{*F0UT<19>
{*FOUT<20>
{"F0UT<21>
{"F0UT<22>
("FOUT<23>
("F0UT<24>

"pad_location*
*pad_location'
"pad_location*
*pad_location'
"pad_location*
"pad_location*
"pad_location*

}
}
}
}
}
}
}

Second Generation System Software Code

-type
-type
-type
-type
-type
-type
-type

string "P69'
string "P68'
string "P67”
string *P66'
string "P65’
string "P62'
string ”P61”
string ”P60'
string "P59'

string
string
string
string
string
string
string

"P39
"P38
"P37
"P36
"P25
"P26
"P27

FPGA Hardware Description

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

388

University o f Windsor

set_attribute {HFOUT<25>'} "pad_location* -type string ”P28*
set_attribute {*FOUT<26>”} ”pad_location' -type string "P29"
/* FIFO Control lines */
set_attribute {"WCLK*} "pad_location' -type string *P57*
set_attribute {'WENl'} ”pad_location* -type string *P56*
set_attribute {"WEN2'} 'pad_location' -type string “P58”
/* DSP signals */
set_attribute {"CDCLK'} "pad_location* -type string "P35’
set_attribute {"CDIN”} "pad_location” -type string “P71'
set_attribute {"SPARE2”} ”pad_location' -type string “P72”

D.2.2

Xilinx Scripts

Unlike in the first generation system, Xilinx has obsoleted their XACT software. They
have release a new series o f tools for synthesizer integration called Alliance. The new
Alliance tools operation on all FPGA platforms including the new Spartan and Virtex
FPGAs. The command structure is more different than in XACT, but does offer more
flexibility. For the second generation system, the Xilinx fields at the beginning of the
bitstream must be removed prior to linking into the Windows DLL code. The bitstream
contains some information at the beginning o f the file describing the target FPGA, date,
etc. This data must be removed up to the $FF preamble code; the Unix “tail” is used to do
this. The final bitstream is named “fpga.bitstream”.

D.2.2.1 makefpga
#!/bin/sh
# Change the secondary buffer reference to a primary
ed fpga.sxnf « END
g/BUFG/s/BUFGS/BUFGP/g
w

q
END
# execute all Alliance commands necessary to log file fpga.out
dc2ncf fpga.dc | tee fpga.out
ngdbuild -p xc4010epc84-3 fpga.sxnf | tee -a fpga.out
map fpga | tee -a fpga.out
par fpga -w fpga fpga | tee -a fpga.out
tree fpga -e | tee -a fpga.out
bitgen -w fpga | tee -a fpga.out
# Remove Xilinx text fields from FPGA
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* 66 is for a 4 byte file length, must be adjusted
# if target is changed from "fpga* to something else
tail +66c fpga.bit >! fpga.stream

D.2.3

Main VHDL Code

D.2.3.1 interface.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.s td_logic_uns igned.all;
library GTECH;
use GTECH.GTECH_components.all;
library SYNOPSYS;
use SYNOPSYS.ATTRIBUTES.all;
— use package descriptions in DALSA package
library DALSA;
use work.DALSA.all;
— define system ports
entity system is
port(CLK: in STD_LOGIC;
FOUT: out STD_LOGIC_VECTOR(26 downto 0);
AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
STRB: in STD_LOGIC;
LVAL: in STD_LOGIC;
USR_EN: in STD_LOGIC;
FUTURE: in STD_LOGIC;
DEXSYNCIN: in STD_LOGIC;
DEXSYNCOUT: out STD_LOGIC;
DPRINOUT: out STD_LOGIC;
CDCLK: in STD_LOGIC;
CD IN: in STD_LOGIC;
WEN1: out STD_LOGIC;
WEN2: out STD_LOGIC;
WCLK: out STD_LOGIC;
SPARE2: out STD_LOGIC );
end system;
architecture behaviour of system is
constant CYCLE1: STD_LOGIC := 'O';
constant CYCLE2: STD_LOGIC := '1';
— define gluing signals
signal tomdlpin: STD_LOGIC;
signal tomdlbuf: STD_LOGIC;
signal totdopin: STD_LOGIC;
signal totdobuf: STD_LOGIC;
signal totmspin: STD_LCGIC;
signal totmsbuf: STD_LOGIC;
signal fromtckpin: STD_LOGIC;
Second Generation System Software Code
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signal fromtckbuf: STD_LOGIC;
signal fromtdipin: STD_LOGIC;
signal fromtdibuf: STD_LOGIC;
signal
signal
signal
signal

CDOUT: STD_LOGIC;
FRS: STD_LOGIC;
PAF: STD_LOGIC;
PAE: STD_LOGIC;

signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal

CD_VAR0: UNSIGNED(7 downto 0);
CD_VAR1: UNSIGNED(7 downto 0);
CD_VAR2: UNSIGNED(7 downto 0);
CD_VAR3: UNSIGNED(7 downto 0);
CD_VAR4: UNSIGNED(7 downto 0);
CD_VAR5: UNSIGNED(7 downto 0);
CD_VAR6: UNSIGNED(7 downto 0) ;
CD_VAR7: UNSIGNED(7 downto 0);
CD_REGO: UNSIGNED(7 downto 0);
CD_EEGI: UNSIGNED(7 downto 0);
CD_BITRD: STD_LOGIC_VECTOR(15 downto 0);
CD_BITRA: STD_LOGIC_VECTOR(3 downto 0);

signal R_RESET: STD_LOGIC;
signal PR_PUSH: STD_LOGIC;
signal PR_OUTDATA: STD_LOGIC_VECTOR(26 downto 0) ;
signal LOGICO: STD_L0GIC;
signal LOGIC1: STD_L0GIC;
signal SPARE: STD_LOGIC;
begin
—

Instantiate special FPGA components
xMDlBUF: OBUF port map ( I - > tomdlbuf , 0 => tomdlpin );
xMDlPIN: MD1 port map ( O => tomdlpin ) ;
tomdlbuf <= CDOUT;
xTDOBUF: OBUF port map ( I => totdobuf , 0 => totdopin );
xTDOPIN: TDO port map ( O => totdopin ) ;
totdobuf <= FRS;
xTCKPIN: TCK port map ( I => fromtckpin );
xTCKBUF: IBUF port map ( I => fromtckpin , 0 => fromtckbuf );
PAF <= fromtckbuf;
xTDIPIN: TDI port map ( I => fromtdipin );
xTDIBUF: IBUF port map ( I => fromtdipin , 0 => fromtdibuf );
PAE <= fromtdibuf;
LOGIC1 <= *1';
LOGICO <= 'O';
SPARE2 <= ’O';

—

Instamtiate sub-sys components with connectivity
s_reset: reset port map ( CLK => CLK, RESET => R_RESET );
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s_£ifo: fifo port map ( CLK => CLK, — READ => CD_REGO(l),
RESETFIFO => CD_REGO(0), WRITE => PR_PUSH, DATAIN => PRJOUTDATA,
DATAOUT => FOOT, WEN1 => WEN1, WEN2 => WEN2, WCLK => WCLK,
RS => FRS, RESET => R_RESET );
s_processor: processor port map (CLK => CLK, RESET => R_RESET, AD => AD,
BD => BD, LVAL => LVAL, PVAL => STRB, OOTDATA => PRJOOTDATA,
PUSH => PR_PUSH, CAPTUREON => CD_REGO(2), OKTOPUSH => PAF,
BITRD => CD_BITRD, BITRA => CD_BITRA,
VARO => CD_VAR0, VAR1 => CD_VAR1, VAR2 => CD_VAR2, VAR3 => CD_VAR3,
VAR4 =>
CD_VAR4, VARS => CD_VAR5, VAR6 => CD_VAR6, VAR7 => CD_VAR7 );
s_camerasig: camerasig port map (CLK => CLK, DEXSYNCIN => DEXSYNCIN,
DEXSYNCOOT => DEXSYNCOOT, DPRINOOT => DPRINOOT);

—

s_con*ndata: corrandata port map (CDCLK => CDCLK, CDIN => CDIN, CDOOT => CDOOT,
RESET => R_RESET, BITRD => CD_BITRD, BITRA => CD_BITRA,
VARO => CD_VAR0, VAR1 => CD_VARI, VAR2 => CD_VAR2, VAR3 => CD_VAR3,
VAR4 => CD_VAR4,VAR5 => CD_VAR5, VAR6 => CD_VAR6, VAR7 => CD_VAR7,
REGO => CD_REGO, REGI => CD_REGI );
use this for register loop back tests
REGO => CD_REGO, REGI => CD_REGO );

end behaviour;
— use this for debugging with vhdldbx
configuration system_config of system is
for behaviour
for s_reset: reset use entity DALSA.reset(behaviour);
end for;
for s_fifo: fifo use entity DALSA.fifo(behaviour);
end for;
for s_processor: processor use entity DALSA.processor(behaviour) ;
end for;
for s_camerasig: camerasig use entity DALSA.camerasig (behaviour) ;
end for;
for s_commdata: commdata use entity DALSA.commdata(behaviour);
end for;
end for;
end system_config;

D.2.3.2 packages.vhd
— Inlcude necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
library GTECH;
use GTECH.GTECH_components.all;
library SYNOPSYS;
use SYNOPSYS.ATTRIBUTES.all;
— define slII components into a single package
package DALSA is
—

special XC4000 ports

Second Generation System Software Code

FPGA Hardware Description

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

392

University o f Windsor

component MDO
port(I: out STD_LOGIC );
end component;
component MD1
port(0: in STD_L0GIC );
end component;
component MD2
port(I : out STD_LOGIC );
end component;
component TCK
port(I: out STD_LOGIC );
end component;
component TDI
port(I: out STD_LOGIC );
end component;
component TMS
port(I : out STD_LOGIC );
end component;
component TDO
port(0: in STD_LOGIC );
end component;
component IBUF
port(I: in STD_LOGIC;
0: out STD_LOGIC );
end component;
component OBUF
port(I: in STD_LOGIC;
0: out STD_LQGIC );
end component;
— Sub-system definitions
component processor
port(CLK: in STD_L0GIC;
RESET: in STD_LOGIC;
AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: in STD_L0GIC;
PVAL: in STD_L0GIC;
BITRD: in STD_L0GIC_VECT0R(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downco 0);
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIOiED(7 downto 0) ;
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VAR5: in UNSIGNED(7 downto 0);
VAR6: in UNSIOIED(7 downto 0) ;
VAR7: in UNSI(3IED(7 downto 0) ;
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
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OKTOPUSH: in STD_LOGIC );
end component;
component camerasig
port(CLK: in STD_LOGIC;
DEXSYNCIN: in STD_L0GIC;
DEXSYNCOOT: out STD_LOGIC;
DPRINOUT: out STD_LOGIC );
end component;
component commdata
port(CDCLK: in STD_L0GIC;
CDIN: in STD_LOGIC;
CDOOT: out STD_L0GIC;
RESET: in STD_LOGIC;
BITRD: out STD_LOGIC_VECTOR(15 downto 0);
BITRA: in STD_LOGIC_VECTOR(3 downto 0);
VARO: out UNSIGNED(7 downto 0);
VAR1: out UNSIGNED(7 downto 0);
VAR2: out UNSIGNED(7 downto 0);
VAR3: out UNSIGNED(7 downto 0);
VAR4: out UNSIGNED(7 downto 0);
VAR5: out UNSIGNED(7 downto 0);
VAR6: out UNSIGNED(7 downto 0) ;
VAR7: out UNSIGNED(7 downto 0);
REGO: out UNSIGNED(7 downto 0);
REGI: in UNSIGNED(7 downto 0) );
end component;
component fifo
port(CLK: in STD_LOGIC;
RESETFIFO: in STD_L0GIC;
WRITE: in STD_LOGIC;
DATAIN: in STD_LOGIC_VECTOR(26 downto 0);
DATAOOT: out STD_LOGIC_VECTOR(26 downto 0);
WEN1: out STD_LOGIC;
WEN2: out STD_LOGIC;
WCLK: out STD_LOGIC;
RS: out STD_LOGIC;
RESET: in STD_LOGIC );
end component;
component reset
port(CLK: in STD_LOGIC;
RESET: out STD_LOGIC );
end component;
end DALSA;

D.2.3.3 reset.vhd
— Include necessary libraries
library IEEE,GTECH;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use GTECH.GTECH_components.all;
— define sub-system ports
entity reset is
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port(CLK: in STD_LOGIC;
RESET: out STD_LOGIC );
end reset;
architecture behaviour of reset is
signal COUNT: STD_LOGIC_VECTOR(l downto 0);
begin
main: process(CLK)
begin
—

use a counter of 3
if (CLK'event and CLK='0') then

—

when counter reaches 3, set all asynchronous resets
if (COUNT='ll*) then
RESET <= ‘1’;
else
else increment 2 bit counter
COUNT <= COUNT + 1;
RESET <= ‘O';
end if;

—

end if;
end process;
end behaviour;

D.2.3.4 camerasig.vhd
— Include necessary libraries
library IEEE,GTECH;
use IEEE.std_logic_1164.all;
use IEEE.s td_logic_uns igned.all;
use GTECH.GTECH_components.all;
— define sub-system ports
entity camerasig is
port(CLK: in STD_LOGIC;
DEXSYNCIN: in STD_LOGIC;
DEXSYNCOUT: out STD_LOGIC;
DPRINOUT: out STD_LOGIC );
end camerasig;
architecture behaviour of camerasig is
begin
main: process(DEXSYNCIN)
begin
—

nothing to do with the signals rightnow, just pass them through
DEXSYNCOUT <= DEXSYNCIN;
DPRINOUT <= *1';
end process;

end behaviour;

Second Generation System Software Code

FPGA Hardware Description

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

39S

University o f Windsor

D.2.3.5 commdata.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
library GTECH;
use GTECH.GTECH_components.all;
— define sub-system ports
entity commdata is
port(CDCLK: in STD_LOGIC;
CDIN: in STD_LOGIC;
CDOUT: out STD_L0GIC;
RESET: in STD_LOGIC;
BITRD: out STD_LCGIC_VECT0R(15 downto 0);
BITRA: in STD_LOGIC_VECTOR(3 downto 0);
VARO: out UNSIGNED(7 downto 0);
VAR1: out UNSIGNED(7 downto 0);
VAR2: out UNSIGNED(7 downto 0);
VAR3: out UNSIGNED(7 downto 0);
VAR4: out UNSIGNED(7 downto 0);
VAR5: out UNSIGNED(7 downto 0);
VAR6: out UNSIGNED(7 downto 0);
VAR7: out UNSIGNED(7 downto 0);
REGO: out UNSIGNED(7 downto 0);
REGI: in UNSIGNED(7 downto 0) );
end commdata;
architecture behaviour of conmdata is
— define special Xilinx XC4000E Dual Port 16x1 component
component RAMD
port(A0: in STD_LOGIC;
Al: in STD_LOGIC;
A2: in STD_LOGIC;
A3: in STD_LOGIC;
DPRA0: in STD_LOGIC;
DPRA1: in STD_LOGIC;
DPRA2: in STD_LOGIC;
DPRA3: in STD_LOGIC;
WE: in STD_LOGIC;
WCLK: in STD_LOGIC;
D: in STD_LOGIC;
DPO: out STD_LOGIC );
end component;
— create an array for the programmable parameters
type ranmemory is array(7 downto 0) of UNSIGNED(7 downto 0);
signal
signal
signal
signal
signal
signal

RXSTATE: STD_LOGIC_VECTOR(3 downto 0);
RXBUF: UNSIGNED(12 downto 0);
WXSTATE: STD_LOGIC_VECTOR(2 downto 0);
WEXECUTE: STD_LOGIC;
REXECUTE: STD_LOGIC;
RAM: rammemory;

signal BITWADDR: STD_LOGIC_VECTOR(3 downto 0);
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signal BITWDATA: STD_L0GIC_VECT0R(15 downto 0);
signal BITWE: STD_LOGIC;
begin
—

set ports to the paramater array
setting: process(RAM)
begin
VARO
VAR1
VAR2
VAR3
VAR4
VAR5
VAR6
VAR7

<=
<=
<=
<=
<=
<=
<=
<=

RAM(O) ;
RAM(l);
RAM(2);
RAM(3) ;
RAM(4);
RAM(5);
RAM(6);
RAM(7);

end process;
—

process an input serial stream from the controller
readin: process(RESET,CDCLK)
begin

—

handle reset
if (R£SET='0') then
RXSTATE <= "0000";
WEXECTJTE <= '0';
elsif (CDCLK'event and CDCLK='l') then
case RXSTATE is
when "0000" => —

start bit "must be 0"

if (CDIN = ’1') then
RXSTATE <= "0000";
else
RXSTATE <= "0001";
end if;
WEXECTJTE <= '0';
when "0001" => —

bit 1

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= "0010";
WEXECTJTE <= ‘0 ’;
when *0010" => —

bit 2

RXBUF112 downto 1) <= RXBOFlll downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= "0011";
WEXECTJTE <= 'O';
when "0011* => —
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RXBUF(12 downto 1) <= RXBUFdl downto 0) ;
RXBUF(0) <= CDIN;
RXSTATE <= *0100";
WEXECTJTE <= '0';
when *0100' => —

bit 4

RXBUF(12 downto 1) <= RXBUFdl downto 0) ;
RXBUF(O) <= CDIN;
RXSTATE <= "0101';
WEXECTJTE <= ’O';
when *0101' => —

bit 5

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= *0110';
WEXECTJTE <= ’O';
when *0110' => —

bit 6

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF10) <= CDIN;
RXSTATE <= *0111';
WEXECTJTE <= ’O';
when ”0111" => —

bit 7

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= *1000";
WEXECTJTE <= ’0' ;
when ”1000" => —

bit 8

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= *1001";
WEXECTJTE <= '0' ;
when *1001' => —

bit 9

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= *1010';
WEXECTJTE <= •0' ;
when *1010" => —

bit 10

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= *1011';
WEXECTJTE <= ’0' ;
when *1011" => —

bit 11

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(O) <= CDIN;
RXSTATE <= *1100';
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WEXECUTE <= '0 ’;
when "1100' => —

bit 12

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(0) <= CDIN;
RXSTATE <= "1101*;
WEXECUTE <= ‘O';
when *1101* => —

bit 13

RXBUF(12 downto 1) <= RXBUFdl downto 0);
RXBUF(0) <= CDIN;
RXSTATE <= *1111*;
WEXECUTE <= ‘O';
when *1111* => —

stop bit must be "1*

if (CDIN='l') then
WEXECUTE <= ‘1';
else
WEXECUTE <= ‘O';
end if;
RXSTATE <= "0000*;
when others =>
NULL;
end case;
end if;
end process;
—

process register and ram operations
executing: process(RESET,CDCLK)
begin

—

handle reset
if (RESET='0') then
REXECUTE <= ‘O';
elsif (CDCLK'event and CDCLK='l') then

—

write event
if (WEXECUTE = ’!') then
if (RXBUF(12) = *1') then — write operation
if (RXBUFdl) = *1') then — to ram space
if (RXBUF(10) = '0') then
case RXBUF (9 downto 8) is
when *11* => — set address and write to RAM
BITWADDR <= CONV_STD_LOGIC_VECTOR (RXBUF (3 downto

0 ) , 4 );

BITWE <= ‘1';
when others => — do nothing
REGO <= RXBUF(7 downto 0);
BITWE <= ‘O';
end case;
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else
BITWE <= 'O'; — do not write to registers
case RXBUF(9 downto 8) is
when "00' | *10' => — set low ram data
BITWDATA(7 downto 0) <= CONV_STD_LOGIC_VECTOR(RXBUF(7
downto 0), 8);
when *01' | *11' => — set high ram data
BITWDATA(15 downto 8) <=
CONV_STD_LOGIC_VECTOR(RXBUF(7 downto 0),8);
when others =>
NULL;
end case;
end if;
else — to register space
BITWE <= ’O'; — do not write to RAM
RAM (CONV_ItfTEGER (RXBUF (10 downto 8))) <= RXBUF(7 downto 0); —
write to address with data
end if;
REXECUTE <= ’0';
else — read operation
— exclude to optimize out RAM if it is not needed
BITWE <= ‘0 ’;
if (RXBUFdl) = ’1') then — from algorithm maybe if it has
anything to say
WXBUF <= REGI;
else — from register space
WXBUF <= RAM(CONV_INTEGER<RXBUF(10 downto 8)));
end if;
REXECUTE <= *1';
end if;
else
— no command, do nothing
BITWE <= '0';
REXECUTE <= ’0' ;
end if;
end if;
end process;
—

send a serial data stream to the FPGA for read
writeout: process(RESET,CDCLK)
begin

—

handle reset
if (RESET='0') then
WXSTATE <= *000';
CDOUT <= '1';
elsif (CDCLK'event and CDCLK='l') then

—

send the bits
case WXSTATE is
when *000' => —

bit 1

if (REXECUTE = *0') then
WXSTATE <= *000';
else
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WXSTATE <= *001';
end if;
CDOUT <= REGI(7);
when *001' => —

bit 2

CDOUT <= REGI(6);
WXSTATE <= "010";
when *010' => —

bit 3

CDOUT <= REGI(5);
WXSTATE <= *011';
when *011' => —

bit 4

CDOUT <= REGI(4);
WXSTATE <= ”100";
when *100' => —

bit 5

CDOUT <= REGI(3);
WXSTATE <= *101";
when *101' => —

bit 6

CDOUT <= REGI(2);
WXSTATE <= "110";
when *110" => —

bit 7

CDOUT <= REGItl);
WXSTATE <= *111";
when "111" => —

bit 8

CDOUT <= REGI(0);
WXSTATE <= *000";
when others =>
NULL;
end case;
end if;
end process;
—

Instantiate RAM components

xdramOO: RAMD port map ( D => BITWDATA(O), DPO => BITRD(O),
A0 => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRA0 => BITRA(O), DPRA1 => BITRA(1), DPRA2 => BITRA(2), DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdramOl: RAMD port map ( D => BITWDATA(l), DPO => BITRD(1),
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AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(1), DPRA2 => BITRA(2), DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram02: RAMD port map ( D => BITWDATA(2), DPO => BITRD(2),
AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(l) , DPRA2 => BITRA(2) , DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram03: RAMD port map ( D => BITWDATA(3), DPO => BITRD(3) ,
AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(l), DPRA2 => BITRA(2), DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram04: RAMD port map ( D => BITWDATA(4), DPO => BITRD(4),
AO => BITWADDR(O), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRAO => BITRA! 0) , DPRAl => BITRA! 1) , DPRA2 => BITRA(2) , DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram05: RAMD port map ( D => BITWDATA(5), DPO => BITRD(5),
AO => BITWADDR(0), A1 => BITWADDR(l), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA(l), DPRA2 => BITRA(2), DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram06: RAMD port map ( D => BITWDATA(6), DPO => BITRD(6),
AO => BITWADDR!0) , A1 => BITWADDR(1) , A2 => BITWADDR(2) , A3 =>
BITWADDR!3) ,
DPRAO => BITRA(O), DPRAl => BITRA! 1) , DPRA2 => BITRA(2) , DPRA3 =>
BITRA! 3),
WCLK => CDCLK, WE => BITWE ) ;
xdram07: RAMD port map ( D => BITWDATA17), DPO => BITRD(7),
AO => BITWADDR(O), A1 => BITWADDR{1) , A2 => BITWADDR(2), A3 =>
BITWADDR!3),
DPRAO => BITRA(O), DPRAl => BITRA(1) , DPRA2 => BITRA(2), DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram08: RAMD port map ( D => BITWDATAO), DPO => BITRD(8),
AO => BITWADDR!0), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA! 1), DPRA2 => BITRA{2) , DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdram09: RAMD port map ( D => BITWDATAO), DPO => BITRD(9),
AO => BITWADDR!0), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 =>
BITWADDR!3) ,
DPRAO => BITRA{0), DPRAl => BITRA!1), DPRA2 => BITRAC2), DPRA3 =>
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BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdramlO: RAMD port map ( D => BITWDATA(IO), DPO => BITRD(10),
AO => BITWADDR(O), A1 => BITWADDR(1), A2 => BITWADDR(2) , A3 =>
BITWADDR13),
DPRAO => BITRA(O), DPRAl => BITRA(l), DPRA2 => BITRA12), DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdramll: RAMD port map ( D => BITWDATA(ll), DPO => BITRD(11),
AO => BITWADDR(O), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 =>
BITWADDR!3),
DPRAO => BITRA(O), DPRAl => BITRA(1) , DPRA2 => BITRA(2) , DPRA3 =>
BITRA!3) ,
WCLK => CDCLK, WE => BITWE );
xdraml2: RAMD port map ( D => BITWDATA(12), DPO => BITRD(12),
AO => BITWADDR!0), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 =>
BITWADDR(3),
DPRAO => BITRA(O), DPRAl => BITRA!1), DPRA2 => BITRA(2), DPRA3 =>
BITRA!3),
WCLK => CDCLK, WE => BITWE );
xdraml3: RAMD port map ( D => BITWDATA(13), DPO => BITRDI13),
AO => BITWADDR!0) , A1 => BITWADDR(1) , A2 => BITWADDR12) , A3 =>
BITWADDR13) ,
DPRAO => BITRA(O), DPRAl => BITRA! 1), DPRA2 => BITRA12), DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdraml4: RAMD port map ( D => BITWDATA(14), DPO => BITRD (14) ,
AO => BITWADDR(O), A1 => BITWADDR!1), A2 => BITWADDR(2), A3 =>
BITWADDR!3) ,
DPRAO => BITRA(O) , DPRAl => BITRA(1) , DPRA2 => BITRA(2) , DPRA3 =>
BITRA(3),
WCLK => CDCLK, WE => BITWE );
xdramlS: RAMD port map ( D => BITWDATA(15), DPO => BITRD (15),
AO => BITWADDR(O), A1 => BITWADDR(1), A2 => BITWADDR(2), A3 =>
BITWADDR!3),
DPRAO => BITRA(O), DPRAl => BITRA(1), DPRA2 => BITRA12), DPRA3 =>
BITRAI3),
WCLK => CDCLK, WE => BITWE );
end behaviour,-

D.2.3.6 fifo.vhd
— Include necessary libraries
library IEEE,GTECH;
use IEEE.std_logic_1164.all;
use IEEE. std_logic_unsigned.all;
use GTECH.GTECH_components.all;
— define sub-system ports
entity fifo is
port(CLK: in STD_LOGIC;
RESETFIFO: in STD_LOGIC;
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WRITE: in STD_LOGIC;
DATAIN: in STD_LOGIC_VECTOR(26 downto 0) ;
DATAOUT: out STD_LOGIC_VECTOR(26 downto 0);
WEN1: out STD_LOGIC;
WEN2: out STD_LOGIC;
WCLK: out STD_LOGIC;
RS: out STD_LOGIC;
RESET: in STD_LOGIC );
end fifo;
architecture behaviour of fifo is
— define an array for almost flag values
subtype RS_WORD is STD_L0GIC_VECT0R(7 downto 0);
subtype RS_RANGE is INTEGER range 0 to 3;
type RS.TEMPLATE is array (0 to RS_RANGE'high) of RS_WORD;
constant RS_TABLE: RS_TEMPLATE := (
“ 00000000 " , * 10000000 " , " 00001000 " , * 00100000 "

);

signal
signal
signal
signal
signal
signal
signal
begin

DATA1: STD_LOGIC_VECTOR(25 downto 0);
DATA2: STD_LOGIC_VECTOR(26 downto 0) ;
HOLD: STD_LOGIC_VECTOR(26 downto 0);
STATE: STD_LOGIC_VECTOR(2 downto 0);
INITS: STD_LOGIC_VECTOR(7 downto 0);
RSLINES: STD_L0GIC;
LRESET: STD_LOGIC;

clocking: process(CLK)
begin
— write clock set from master
WCLK <= CLK;
end process;
main: process(RESET,CLK)
begin
— on system reset do nothing to FIFO
if (RESET = '0') then
RS <= '1';
RSLINES <= 'O';
STATE <= (others => ‘O');
WEN1 <= '1';
WEN2 <= '1';
elsif (CLK'event and CLK='0’) then
LRESET <= RESETFIFO;
case STATE is
when “000* =>
INITS <= RS_TABLE(0);
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if (RESETFIFO='1' and LRESET='0') then
— reset FIFO, assert reset line (stage 1)
RS <= '0';
RSLINES <= ’1';
STATE <= "001";
WEN1 <= *1';
WEN2 <= 'O';
else
— do nothing to FIFO
RS <= *1';
RSLINES <= 'O';
STATE <= ”000";
WEN1 <= not WRITE;
WEN2 <= *1';
HOLD <= DATAIN;
end if;
when ”001’ =>
— reset FIFO, assert reset line (stage 2)
INITS <= RS_TABLE(0);
RS <= 'O';
RSLINES <= ’1';
STATE <= "010";
WEN1 <= ’1’;
WEN2 <= 'O';
when "010" =>
— reset FIFO, wait (stage 3)
INITS <= RS_TABLE(0);
RS <= *1';
RSLINES <= ’1';
STATE <= "011";
WEN1 <= '1';
WEN2 <= ‘0';
when "011" =>
— reset FIFO, wait (stage 4)
INITS <= RS_TABLE(0);
RS <= *1';
RSLINES <= 'O';
STATE <= "100";
WEN1 <= '1';
WEN2 <= '1';
when *100" =>
— reset FIFO, program almost empty MSB (stage 5)
INITS <= RS_TABLE(0);
RS <= *1';
RSLINES <= '1';
STATE <= *101";
WEN1 <= 'O';
WEN2 <= 'O';
when *101' =>
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— reset FIFO, program almost empty LSB
INITS <= RS_TABLE(1);
RS <= '1';
RSLINES <= ‘1’;
STATE <= *110*;
WEN1 <= ‘O';
WEN2 <= ‘O';

(stage 6)

when ”110* =>
— reset FIFO, program almost full MSB (stage 7)
INITS <= RS_TABLE(2);
RS <= ‘1’;
RSLINES <= ‘1';
STATE <= "111*;
WEN1 <= ‘O';
WEN2 <= ‘O';
when “111* =>
-- reset FIFO,

program almost full MSB (stage 8)
INITS <= RS_TABLE(3);
RS <= ‘1’;
RSLINES <= *1';
STATE <= “000*;
WEN1 <= ‘O';
WQI2 <= ’0 ';
when others =>
NULL;

end case;
end if;
end process;
— when in FIFO reset mode, use tristates to multiplex reset data
linecontrol process (RSLINES,STATE, HOLD,INITS)
begin
if (RSLINES = ‘1') then
DATA1 <= INITS & ‘O' & INITS & ‘O' & INITS & ‘O';
DATA2 <= (others => ‘Z');
else
DATA1 <= (others => ’Z');
DATA2 <= HOLD;
end if;
end process;
— the way we do a wire-and
linesetl: process(DATA1)
begin
DATAOUT <= DATA1;
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end process;
lineset2: process(DATA2)
begin
DATAOUT <= DATA2;
end process;
end behaviour;

D.2.4

Video Processor VHDL Code

D.2.4.1 focus.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity processor is
port(CLK: in STD_LOGIC;
RESET: in STD_LOGIC;
AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0) ;
LVAL: in
STD_LOGIC;
PVAL: in
STD_LOGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0) ;
3ITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO: in
UNSIGNED(7downto0);
VAR1: in
UNSIGNED(7downto0);
VAR2: in
UNSIGNED(7downto0);
VAR3: in
UNSIGNED(7downto0);
VAR4: in
UNSIGNED(7downto0);
VAR5: in
UNSIGNED(7downto0);
VAR6: in
UNSIGNED(7downto0);
VAR7: in
UNSIGNED(7downto0);
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end processor;
architecture behaviour of processor is
signal FIRSTPIXEL: STD_LOGIC;
signal PROCLINE: STD_LOGIC;
signal LVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal TOBESYNCED: STD_IOGIC;
signal CURRENT: UNSIGNED(7 downto 0);
signal COUNTER: UNSIGNED(10 downto 0};
signal TEMPO: UNSIGNED(10 downto 0);
- ^ • < 1
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signal INDEX: STD_LOGIC_VECTOR(1 downto 0);
begin
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— convert programmable parameters into something we can use
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) & VAR1;
— stabalize camera inputs
camera_procl: process begin
wait until CLK'event and CLK='0';
CURRENT <= AD;
LVALSIG <= LVAL;
FVALSIG <= PVAL;
end process camera_procl;
camera_proc3: process begin
wait until CLK'event and CLK='0';
— when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
OUTDATA(25 downto 24) <= (others => ’O');
— set sync line
OUTDATA(26) <= TOBESYNCED;
— when line is valid
if (LVALSIG='1') then
—

initialize variable on first pixel
if ((FIRSTPIXEL='l’ and OKTOPUSH='0') or PROCLINE='0') then
PROCLINE <= ’0';
INDEX <= *00*;
PUSH <= ’0';
TOBESYNCED <= ’0';
FIRSTPIXEL <= ’O';
else

— increment pixel counter
COUNTER <= COUNTER + 1;
— check for range for focus
if ( COUNTER >= TEMPO and COUNTER <= TEMPI ) then
FIRSTPIXEL <= ’O';
PROCLINE <= ’1';
— figure out which of 3 8-bit sections to write to
case INDEX is
when "00* =>
OOTDATA(23 downto 16) <=
CONV_STD_LOGIC_VECTOR(CURRENT,8);
INDEX <= “01*;
PUSH <= ’O';
when *01* =>
OUTDATAU5 downto 8) <=
CONV_STD_LOGICJ/ECTOR(CURRENT,8);
INDEX <= *10*;
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PUSH <= '0';
when "10“ =>
0UTDATA(7 downto 0) <=
CONV_STD_LOGIC_VECTOR(CURRENT,8);
INDEX <= *00';
— on the last one, write the 27-bit data to the FIFO
PUSH <= '1';
TOBESYNCED <= 'O';
when others =>
NULL;
end case;
else
FIRSTPIXEL <= 'O';
PROCLINE <= '1';
PUSH <= '0';
end if;
end if;
else
— If we didn't write all the data, do it now
if ( (not (INDEX = *00')) and TOBESYNCED='0' ) then
PUSH <= '1';
else
PUSH <= 'O';
end if;
— get ready for next line
INDEX <= *00';
TOBESYNCED <= ’1';
FIRSTPIXEL <= ’1';
PROCLINE <= ‘1’;
COUNTER <= (others => '0');
end if;
else
— nothing to be done, don’t write
PUSH <= 'O';
end if;
end process camera_proc3;
end behaviour;

D.2.4.2 lineup.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity processor is
port(CLK: in STD_LOGIC;
RESET: in STD_LOGIC;
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AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0) ;
LVAL: in
STD_L0GIC;
PVAL: in
STD_L0GIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO: in
UNSIOJED(7downto0);
VAR1: in
UNSIGNED(7downto0)
VAR2: in
UNSIGNED(7downto0)
VAR3: in
UNSIGNED(7downto0)
VAR4: in
UNSIGNED(7downto0)
VAR5: in
UNSIGNED(7downto0)
VAR6: in
UNSIGNED(7downto0)
VAR7: in
UNSIGNED(7downto0);
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end processor;
architecture behaviour of processor is
signal FIRSTPIXEL: STD_L0GIC;
signal PROCLINE: STD_LOGIC;
Signal LVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal TOBESYNCED: STD_LOGIC;
signal CURRENT: UNSIGNED(7 downto 0) ;
signal COUNTER: UNSIGNED(10 downto 0);
signal TEMPO: UNSIGNED(10 downto 0);
signal TEMPI: UNSIGNED(10 downto 0);
signal INDEX: STD_LOGIC_VECTOR(1 downto 0);
begin
— convert programmable parameters into something we can use
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) i VAR1;
— stabalize camera inputs
camera_procl: process begin
wait until CLK'event and CLK='0';
CURRENT <= AD;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
end process camera_procl;
camera_proc3: process begin
wait until CLK'event and CLK='O';
— when pixel is valid
if (PVALSIG='0' and CAPTUREON='l') then
OUTDATA(25 downto 24) <= (others => '0');
— set sync line
OUTDATA(26) <= TOBESYNCED;
— when line is valid
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if (LVALSIG='1'1 then
— initialize variable on first pixel
if ((FIRSTPIXEL='l' and OKTOPUSH='0') or PROCLINE='0') then
PROCLINE <= ’0';
INDEX <= ”00";
PUSH <= ‘O';
TOBESYNCED <= ’O';
FIRSTPIXEL <= ’O';
else
— increment pixel counter
COUNTER <= COUNTER + 1;
— check for range for lineup
if ( COUNTER < TEMPO or COUNTER > TEMPI ) then
FIRSTPIXEL <= ’O’;
PROCLINE <= '1';
— figure out which of 3 8-bit sections to write to
case INDEX is
when ”00’ =>
OUTDATA(23 downto 16) <=
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= ”01';
PUSH <= ’O';
when "01" =>
OUTDATA(15 downto 8) <=
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= ”10";
PUSH <= ‘O';
when “10" =>
OUTDATAI7 downto 0) <=
CONV_STD_LOGIC_VECTOR(CURRENT,8);
INDEX <= ”00";
— on the last one, write the 27-bit data to the FIFO
PUSH <= ’1';
TOBESYNCED <= ’O';
when others =>
NULL;
end case;
else
FIRSTPIXEL <= ’O';
PROCLINE <= ’1';
PUSH <= ’0';
end if;
end if;
else
— If we didn't write all the data, do it now
if ( (not (INDEX = *00*)) and TOBESYNCED='0' ) then
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PUSH <= '1';
else
PUSH <= 'O';
end if;
— get ready for next line
INDEX <= "00";
TOBESYNCED <= '1';
FIRSTPIXEL <= ’1';
PROCLINE <= '1';
COUNTER <= (others => •0');
end if;
else
— nothing to be done, don't write
PUSH <= 'O';
end if;
end process camera_proc3;
end behaviour;

D.2.4.3 minmax.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity processor is
port(CLK: in STD_LOGIC;
RESET: in STD_LOGIC;
AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0);
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VARS: in UNSIGNED(7 downto 0);
VAR6: in UNSIGNED(7 downto 0);
VAR7: in UNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end processor;
architecture behaviour of processor is
signal FIRSTPIXEL: STD_LOGIC;
signal PROCLINE: STD_LOGIC;
signal LVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
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signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
signal
begin

TOBESYNCED: STD_LOGIC;
CURRENT: UNSIGNED(7 downto 0) ;
DATA: STD_LOGIC_VECTOR(7 downto 0);
PUSHED: STD_LOGICJ/ECTOR(17 downto 0);
INDEX: STD_LOGIC_VECTOR(1 downto 0);
COUNT: STD_LOGIC_VECTOR(7 downto 0);
CPUSH: STD_LOGIC;
CCOMP: STD_LOGIC;
CEND: STD_LOGIC;
CLCOMP: STD_LOGIC;
CPROC: STD_LOGIC;
CCONT: STD_LOGIC;
WIDE: STD_LOGIC;
COUNTER: UNSIGNED(10 downto 0);
TEMPO: UNSIGNED(10 downto 0);
TEMPI: UNSIGNED(10 downto 0);

— convert programmable parameters into something we can use
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) & VAR1;
— stabalize camera inputs
camera_procl: process begin
wait until CLK'event and CLK='0';
CURRENT <= AD;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
end process camera_procl ;
camera_proc2: process begin
wait until CLK'event and CLK='0';
— when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
— when line is valid
if (LVALSIG='l') then
TOBESYNCED <= ‘1’;
— initialize variable on first pixel
if ((FIRSTPIXEL='l' and OKTOPUSH='0') or PROCLINE='0') then
FIRSTPIXEL <= ’O';
PROCLINE <= >0';
CPROC <= 'O';
CCOMP <=
CEND <= ‘0' ;
else
FIRSTPIXEL <= 'O';
PROCLINE <= '1';
CEND <= 'O';
— increment pixel counter
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COUNTER <= COUNTER + 1;
— check for range
if ( COUNTER >= TEMPO and COUNTER <= TEMPI ) then
CPROC <= '1';
if ( (CURRENT <= VAR3) or (CURRENT >= VAR4) ) then
— defect pixel
DATA <= CONV_STD_LOGIC_VECTOR(CURRENT, 8) ;
CCOMP <= 'O';
else
— non-defect pixel
CCOMP <= '1';
end if;
else
— nothing, not in range
CPROC <= ’0';
end if;
end if;
else
CCOMP <= 'O';
CEND <= '1';
— process end of line if necessary
if ( TOBESYNCED='1' and PROCLINE='1' ) then
CPROC <= ’1’;
else
CPROC <= ’O';
end if;
— get ready for next line
TOBESYNCED <= 'O';
FIRSTPIXEL <= '1';
PROCLINE <= '1';
COUNTER <= ( others => '0' );
end if;
else
CPROC <= '0';
CCOMP <= ’1';
CEND <= >0’;
end if;
end process camera_proc2;
— Perform simple RLE compression
camera_proc3: process
variable CASEVAR: STD_LOGIC_VECTOR(2 downto 0);
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begin
wait until CLK'event and CLK='0';
CASEVAR := CCOMP & CLCCMP

Sc

CEND;

— do it on data to be processed
if (CPR0C='1'1 then
case CASEVAR is
when "Oil* | "111* => — end of line, send sync and last repeat
PUSHED <= ’1' Sc “00000000* & ’1' & COUNT;
WIDE <= '1';
CPUSH <= ‘1’;
CLCOMP <= '0' ;
when "001* | "101* => — end of line, send sync
PUSHED(8 downto 0) <= ’1'
WIDE <= 'O';
CPUSH <= *1';
CLCOMP <= ’0';

Sc

"00000000";

when “110" => — repeat data, increment counter, dump if overflow
if (COUOT=”llllllll-) then
PUSHED(8 downto 0) <= '1' & COUNT;
WIDE <= 'O';
CPUSH <= ’1’;
CLCOMP <= '1';
COUNT <= "00000001”;
else
COUNT <= COUNT + 1;
WIDE <= ’0';
CPUSH <= ’O';
CLCOMP <= '1';
end if;
when "100" => — start of RLE encoding
COUNT <= *00000001";
WIDE <= 'O';
CPUSH <= '0';
CLCOMP <= '1';
when "010* => — send luminance and repeat of last value
PUSHED <= '0' Sc DATA & ’1' & COUNT;
WIDE <= '1';
CPUSH <= '1';
CLCOMP <= 'O’;
when *000* => — send luminance only
PUSHED(8 downto 0) <= *0’
WIDE <= '0’;
CFUSH <= '!';

Second Generation System Software Code

Sc

DATA;

FPGA Hardware Description

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

415

University of Windsor

CLCOMP <= 'O';
when others => — nothing
NULL;
end case;
else
CPUSH <= '0';
end if;
end process camera_proc3;
— Dump RLE block to FIFO
camera_proc4: process begin
wait until CLK'event and CLK='0';
— Push 16 bit values in 2 cycles
if (CPUSH='1' or CC0NT='1') then
if (CPUSH='1' and WIDE='1') then
CCONT <= ’1';
else
CCONT <= '0' ;
end if;
if (CCONT = '1') then
— second cycle (luminance or sync)
case INDEX is
when “00” =>
OUTDATA(23 downto 16) <= PUSHED(16 downto 9);
OUTDATA(26) <= PUSHED(17);
when "01" =>
OUTDATAU5 downto 8) <= PUSHED(16 downto 9);
OUTDATA(25) <= PUSHED(17);
when "10” =>
0UTDATA(7 downto 0) <= PUSHED(16 downto 9);
0UTDATA(24) <= PUSHED (17);
when others =>
NULL;
end case;
else
— first cycle (repeat)
case INDEX is
when *00' =>
OOTDATA(23 downto 16) <= PUSHED(7 downto 0);
OUTDATA(26) <= PUSHED(8);
when *01' =>
OUTDATA(15 downto 8) <= PUSHED(7 downto 0);
OUTDATA(25) <= PUSHED(8);
when *10' =>
OUTDATA(7 downto 0) <= PUSHED(7 downto 0);
OUTDATA(24) <= PUSHED(8);
when others =>
NULL;
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end case;
end if;
— update index pointer and push data if on last one
case INDEX is
when "00” =>
INDEX <= *01*;
PUSH <= ’0';
when *01* =>
INDEX <= *10*;
PUSH <= -0' ;
when *10' =>
INDEX <= *00”;
PUSH <= ’1';
when others =>
INDEX <= ”00*;
PUSH <= ’O';
end case;
else
— do nothing to FIFO
PUSH <= ’O';
end if;
end process camera_proc4;
end behaviour;

D.2.4.4 deltatracker.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity processor is
port(CLK: in STD_LOGIC;
RESET: in STD_L0GIC;
AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0) ;
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
BITRD: in STD_LGGIC_VECIOR(15 downto 0) ;
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO: in UNSIGNED(7 downto 0);
VAR1: in UNSIGNED(7 downto 0);
VAR2: in UNSIGNED(7 downto 0);
VAR3: in UNSIGNED(7 downto 0);
VAR4: in UNSIGNED(7 downto 0);
VARS: in UNSIGNED(7 downto 0);
VAR6: in UNSIGNED(7 downto 0);
VAR7: in UNSIGNED(7 downto 0) ;
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
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OKTOPUSH: in STD_LOGIC !;
end processor;
architecture behaviour of processor is
signal FIRSTPIXEL: STD_LOGIC;
signal PROCLINE: STD_LOGIC;
signal LVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal TOBESYNCED: STD_LOGIC;
signal CURRENT: UNSIGNED(7 downto 0);
signal DATA: STD_LOGIC_VECTOR(7 downto 0);
signal PUSHED: STD_LOGIC_VECTOR(17 downto 0);
signal INDEX: STD_LOGIC_VECTOR(1downto 0);
signal COUNT: STD_LOGIC_VECTOR(7 downto 0);
signal CPUSH: STD_LOGIC;
signal CCOMP: STD_L0GIC;
signal CEND: STD_LOGIC;
signal CLCOMP: STD_LOGIC;
signal CPROC: STD_LOGIC;
signal CCONT: STD_L0GIC;
signal WIDE: STD_LOGIC;
signal COUNTER: UNSIGNED(10 downto 0);
signal
signal
signal
signal
signal
signal

BACKVAL: UNSIGNED(7 downto 0);
BACKHCOMP: UNSIGNED(7 downto 0);
LOWC: UNSIGNED(3 downto 0);
LOWCBW: UNSIGNED(3 downto 0);
BACKHPROC: STD_LOGIC;
THRES: UNSIGNED(4 downto 0);

signal TEMPO: UNSIGNED(10 downto 0);
signal TEMPI: UNSIGNED(10 downto 0);
begin
— convert programmable parameters into something we can use
TEMPO <= VAR2(2 downto 0) & VARO;
TEMPI <= VAR2(5 downto 3) & VAR1;
THRES <= VAR3(4 downto 0) ;
LOWCBW <= VAR4(3 downto 0);
— stabalize camera inputs
camera_procl: process begin
wait until CLK'event and CLK='0';
CURRENT <= AD;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
end process camera_procl;
camera_proc2: process begin
wait until CLK'event and CLK='0'r
— when pixel is valid
if (PVALSIG='0' and CAPTUREON='l') then
— when line is valid
if (LVALSIG='l') then
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TOBESYNCED <= '1';
— initialize variable on first pixel
if ((FIRSTPIXEL='1' and OKTOPUSH='0’) or PROCLINE='0') then
FIRSTPIXEL <= ’O';
PROCLINE <= ’O';
CPROC <= ’0';
CCOMP <= ’1';
CEND <= ‘O';
BACKHPROC <= ‘O';
else
PROCLINE <= ’1';
CEND <= ‘O';
BACKVAL <= CURRENT;
— increment pixel counter
COUNTER <= COUNTER + 1;
if ( COUNTER >= TEMPO and COUNTER <= TEMPI ) then
FIRSTPIXEL <= ‘O';
CPROC <= ‘1';
— check for range
if ( (CURRENT >= (BACKHCOMP+THRES)) or (CURRENT <=
(BACKHCOMP-THRES)) ) then
— defect pixel
DATA <= CONV_STD_LOGIC_VECTOR(CURRENT, 8) ;
CCOMP <= ‘O';
BACKHPROC <= ‘O' ;
else
— non-defect pixel
CCOMP <= *1';
BACKHPROC <= ‘I';
end if;
else
— nothing, not in rsinge
CPROC <= ‘O';
BACKHPROC <= ‘O';
end if;
end if;
else
CCOMP <= ‘O';
CHID <= '1';
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— process end of line if necessary
if ( TOBESYNCED='1' and PROCLINE='l' ) then
CPROC <= ’1';
else
CPROC <= 'O';
end if;
— get ready for next line
TOBESYNCED <= 'O';
FIRSTPIXEL <= ’1';
PROCLINE <= '1';
COUNTER <= ( others => '0' );
BACKHPROC <= '0';
end if;
else
CPROC <= 'O';
CCOMP <= ’1';
CEND <= ‘O';
BACKHPROC <= ’O';
end if;
end process camera_proc2;
— Perform deltatracker calculations
camera_backproc: process begin
wait until CLK'event and CLK='0';
if (BACKHPROC = '1') then
if (BACKVAL > BACKHCOMP) then
if (LOWC = LOWCBW) then
LOWC <= (others => ’O');
if (not (BACKHCOMP = 255)) then
— Increment background
BACKHCOMP <= BACKHCOMP + 1;
end if;
else
LOWC <= LOWC + 1;
end if;
elsif (BACKVAL < BACKHCOMP) then
if (LOWC = 0) then
LOWC <= LOWCBW;
if (not (BACKHCOMP = 0)) then
— Decrement background
BACKHCOMP <= BACKHCOMP - 1;
end if;
else
LOWC <= LOWC - 1;
end if;
end if;
elsif (FIRSTPIXEL='l') then
LCWC <= (others => '0');
BACKHCOMP <= BACKVAL;
end if;
end process;
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— Perform simple RLE compression
camera_proc3: process
variable CASEVAR: STD_LOGIC_VECTOR(2 downto 0);
begin
wait until CLK'event and CLK='0',CASEVAR := CCOMP & CLCOMP

&

CEND;

— do it on data to be processed
if (CPROC='1') then
case CASEVAR is
when *011* | "111* => — end of line, send sync and last repeat
PUSHED <= ’1' & "00000000* & ’1' & COUNT;
WIDE <= ’1';
CPUSH <= ‘1';
CLCOMP <= ‘O';
when "001” | "101* => — end of line, send sync
PUSHED(8 downto 0) <= *1' & *00000000’;
WIDE <= ’O';
CPUSH <= *1';
CLCOMP <= ‘O';
when "110” => — repeat data, increment counter, dump if overflow
if (COUOT=”11111111”) then
PUSHED(8 downto 0) <= ‘1' & COUNT;
WIDE <= ‘O';
CPUSH <= ‘1';
CLCOMP <= ’1';
COUNT <= "00000001”;
else
COUNT <= COUNT + 1;
WIDE <= ‘O';
CPUSH <= ‘0';
CLCOMP <= ‘1';
end if;
when *100” => — start of RLE encoding
COUNT <= "00000001*;
WIDE <= ’O';
CPUSH <= ‘O';
CLCOMP <= *1';
when *010* => — send luminance and repeat of last value
PUSHED <= '0' & DATA & ’1' & COUNT;
WIDE <= ‘1’;
CPUSH <= ‘1';
CLCOMP <= ‘O';
when "000* => — send luminance only
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PUSHED(8 downto 0) <= '0' & DATA;
WIDE <= 'O’;
CPUSH <= '1';
CLCOMP <= 'O';
when others => — nothing
NULL;
end case;
else
CPUSH <= 'O’;
end if;
end process camera_proc3;
— Dump RLE block to FIFO
camera_proc4: process begin
wait until CLK’event and CLK=’0’;
— Push 16 bit values in 2 cycles
if (CPUSH=’l’ or CCONT=’l’) then
if (CPUSH=’l’ and WIDE=’1’) then
CCONT <= ’1 ’;
else
CCONT <= '0’;
end if;
if (CCONT = '1') then
— second cycle (luminance or sync)
case INDEX is
when "00” =>
OUTDATA(23 downto 16) <= PUSHED(16 downto 9);
OUTDATA(26) <= PUSHED(17) ;
when "01” =>
0UTDATA(15 downto 8) <= PUSHED (16 downto 9) ;
OUTDATA(25) <= PUSHED(17) ;
when "10” =>
OUTDATA(7 downto 0) <= PUSHED(16 downto 9);
OUTDATA(24) <= PUSHED(17);
when others =>
NULL;
end case;
else
— first cycle (repeat)
case INDEX is
when *00' =>
OUTDATA(23 downto 16) <= PUSHED(7 downto 0);
OUTDATA(26) <= PUSHED(8) ;
when *01' =>
OOTDATA(15 downto 8) <= PUSHED(7 downto 0);
OUTDATA(25) <= PUSHED(8);
when "10” =>
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0UTDATA(7 downto 0) <= PUSHED(7 downto 0);
OUTDATA(24) <= PUSHED(8);
when others =>
NULL;
end case;
end if;
— update index pointer and push data if on last one
case INDEX is
when "00” =>
INDEX <= *01";
PUSH <= 'O';
when "01* =>
INDEX <= "10";
PUSH <= 'O';
when "10" =>
INDEX <= "00*;
PUSH <= '1';
when others =>
INDEX <= "00";
PUSH <= ’O';
end case;
else
— do nothing to FIFO
PUSH <= ‘O';
end if;
end process camera_proc4;
end behaviour;

D.2.4.5 fuzzy.vhd
— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— for simulation
package ROMS is
— declare a 16x16 ROM called ROM
constant ROM_WIOTH: INTEGER := 16;
subtype ROMJNORD is STD_LOGIC_VECTOR (1 to ROM_WIDTH);
subtype ROM_RANGE is INTEGER range 0 to 15;
type ROM_TABLE is array (0 to 15) of ROM_WORD;
constant ROM: ROM_TABLE := ROM_TABLE'(
RCM_WORD'(*1010110101101011*),
— ROM contents
ROL.WORD' ("1010111000010101*),
RCMJWORD'("1111110101101011*),
ROM_WORD'("1010111111110101*),
RCM_WORD'(*1000010101101011*),
ROMJW3RD'(*1010110101101011*),
RCM_W0RD'(*1111110101101011*).
ROL.WORD' (*1111110101101011*),
ROUTORD' ("1010110101101011*),
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ROM_WORD'("1000010101101011”),
ROMJWORD'("1111110101101011”),
ROMJWORD'("1111110101101011”),
ROMJWORD' ("1000010101101011”),
ROM_WORD'("1010110101101011”),
RQM_WORD'("1111110101101011”),
ROMJWORD' ("1111110101101011”)) ;
end ROMS;
use work.ROMS.all;

— Entity that uses ROM

— Include necessary libraries (again)
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity processor is
port(
CLK: in STD_LOGIC;
RESET: in STD_LOGIC;
AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: in STD_LOGIC;
PVAL: in STD_LOGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO in UNSIGNED(7 downto 0)
VAR1 in UNSIGNED(7 downto 0)
VAR2 in UNSIGNED(7 downto 0)
VAR3 in UNSIGNED(7 downto 0)
VAR4 in UNSIGNED(7 downto 0)
VAR5 in UNSIGNED(7 downto 0)
VAR6 in UNSIGNED(7 downto 0)
VAR7 in UNSIGNED(7 downto 0)
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end processor;
architecture behaviour of processor is
signal PROCLINE: STD_LOGIC;
signal LVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal TOBESYNCED: STD_LOGIC;
signal CURRENT: UNSI(2JED(7 downto 0) ;
signal FIRSTCURRENT: STD_LOGIC;
signal COUNTER: UNSIGNED(10 downto 0);
signal TEMPO: UNSIGNED(10 downto 0);
signal INDEX: STD_LOGIC_VECTOR(1 downto 0);
— AVELINECURRENT is the average of gray levels in a line scanned by the camera
— SUMLINEPIEXL is the summation of 1024 pixels in a line.
signal DIFFERENCE:SIGNED(8 downto 0);
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signal PRECURRENT:SIGNED(8 downto 0) :='001111111';
signal SUMLINECURRENT: UNSIGNED(17 downto 0) :='000000000000000000*;
signal THRESHOLD: UNSIGNED(4 downto 0) :='11001';
signal NUMJUMPS: UNSIGNED(3 downto 0) :='0000';
signal JUMPMOD: UNSIGNED(3 downto 0) :='0000';
signal JUMPFINAL: UNSIGNED(3 downto 0) -.='0000';
signal OUTROM: STD_LOGIC_VECTOR (15 downto 0);
signal FLAG: STD_LOGIC;
signal PHASE: STD_LOGIC_VECTOR(2 downto 0) ;
signal AC_AVELINECURRENT: UNSIGNED(7 downto 0);
signal AVELINECURRENT: UNSIGNED(7 downto 0) ;
signal INCJUMP: STD_LOGIC;
constant WINDOWSIZE: INTEGER := 63;
constant WINDOWSIZE2: INTEGER := 32;
signal WINDOWOFFSET: SIGNED(8 downto 0);
—
—
—
--

for simulation add:
signalBITRD: STD_LOGIC_VECTOR(15 downto 0);
signalBITRA: STD_LOGIC_VECTOR(3 downto 0);
signal CLK: STD_LOGIC := '0\-

begin
— for simulation add:
— process (CLK)
begin
if (CLK='0') then
CLK <= ‘1’ after 50 ns;
else
CLK <= ‘O' after 50 ns;
end if;
— end process;
—

BITRD <= ROM( CONV_INTEGER(BITRA));

— convert programmable parameters into something we can use
TEMPO <= "0” & VARK1 downto 0) & VARO;
THRESHOLD <= VAR2(4 downto 0);
WINDOWOFFSET <= CONV_SIGNED(VAR3,9);
JUMPMOD <= VAR4(3 downto 0);
— stabalize camera inputs
camera_procl: process begin
wait until CLK'event and CLK='0';
CURRENT <= AD;
LVALSIG <= LVAL;
PVALSIG <= PVAL;
end process camera_procl;
camera_proc3: process begin
wait until CLK'event and CLK='O’;
— calculate number of jumps from previous comparison
if ( (DIFFERENCE >= THRESHOLD) and (NUMJUMPS < 15 ) and INCJUMP = ‘1')
then
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NUMJUMPS <= NUMJUMPS + 1;
end if;
— when pixel is valid
if (PVALSIG='0' and CAPTURE0N='1') Chen
— set sync line and defect line flag
OUTDATA(24) <= 'O';
OUTDATA(25) <= FLAG;
OUTDATA(26) <= TOBESYNCED;
— when line is valid
if (LVALSIG='1') then
PHASE <= “000*;
— initialize variable on first pixel
if ((FIRSTCURRENT='1' and OKTOPUSH='0') or PROCLINE='0') then
PROCLINE <= ’O';
INDEX <= *00’;
PUSH <= ’0';
TOBESYNCED <= ’O';
FLAG <= ’0';
FIRSTCURRENT <= ’O';
INCJUMP <= 'O';
else
— increment pixel counter
COUNTER <= COUNTER + 1;
— check for line range
if ( (COUNTER >= TEMPO) and (COUNTER <= (1023 + TEMPO)) ) then
FIRSTCURRENT <= 'O';
PROCLINE <= ’1';
— Calculation of the average gray level of each line begins;
SUMLINECURRENT <= SUMLINECURRENT+CURRENT;
DIFFERENCE <= ABS (PRECURRENT-CURRENT);
INCJUMP <= *1';
PRECURRENT <= CONV.SIGNED(CURRENT,9);
— figure out which of 3 8-bit sections to write to
case INDEX is
when "00* =>
OUTDATA(23 downto 16) <=
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= *01*;
PUSH <= 'O’;
when *01* =>
OUTDATAdS downto 8) <=
CONV_STD_LOGIC_VECTOR (CURRENT,8);
INDEX <= *10*;
PUSH <= '0';
when “10* =>
OUTDATA(7 downto 0) <=
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CONV_STD_LOGIC_VECTOR(CURRENT,8);
INDEX <= *00';
— on the last one, write the 27-bit data to the FIFO
PUSH <= '1';
TOBESYNCED <= ’O';
FLAG <= 'O';
when others =>
NULL;
end case;
else
FIRSTCURRENT <= '0';
PROCLINE <= *1' ;
PUSH <= 'O';
INCJUMP <= ’O';
end if;
end if;
else
— calculate algorithm stuff in phases
case PHASE is
when "000” =>
— Compute average
AVELINECURRENT <= CONVJJNSIGNED( ABS( CONVJJNSIGNED(
SHR(SUMLINECURRENT,CONV_UNSIGNED(10,4)),8) - WINDOWOFFSET - WINDOWSIZE2 ) ,8);
PHASE <= "001";
— Adjust number of jumps
if ( NUMJUMPS > JUMPMOD) then
JUMPFINAL <= NUMJUMPS - JUMPMOD;
else
JUMPFINAL <= ( others => '0' );
end if;
— debug stuff
OUTDATAU5 downto 8) <=
CONV_STD_LOGIC_VECTOR(SUMLINECURRENT,18)(17 downto 10);
OUTDATA(23 downto 16) <= CONV_STD_LOGIC_VECTOR(NUMJUMPS,8);
PUSH <= 'O';
when ”001' =>
— Calculate RAM address
if (AVELINECURRENT >= WINDOWSIZE2 ) then
AC_AVELINECURRENT <= CONV_UNSIGNED(WINDOWSIZE2 - 1,8);
else
AC_AVELINECURRENT <= AVELINECURRENT;
end if;
— Adjust number of jumps
if (JUMPFINAL > 7) then
JUMPFINAL <= CONV_UNSIGNED(7,4);
end if;
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PHASE <= "101';
— debug stuff
PUSH <= ‘O';
when *101* =>
— Set RAM address lines
BITRA <= CONV_STD_LOGIC_VECTOR (AC_AVELINECURRENT,8)(3 downto
0);
PHASE <= *110';
— debug stuff
OUTDATA(7 downto 4) <=
CONVJ3TD_LOGICJ/ECTOR(AC_AVELINECURRENT,8) (3 downto 0) ;
PUSH <= ‘O';
when "110* =>
— Set the flag
FLAG <= BITRD(CONV_INTEGER(
CONV_STD_LOGIC_VECTOR(AC_AVELINECURRENT,8)(4) i
CONV_STD_LOGIC_VECTOR(JUMPFINAL,4)(2 downto 0)));
PHASE <= "111*;
NUMJUMPS <= (others => ‘O');
— debug stuff
OUTDATAI3 downto 0) <= CONV_STD_LOGICJ/ECTOR ( CONV_INTEGER (
CONV_STD_LOGIC_VECTOR(AC_AVELINECURRENT ,81(4) &
CONV_STD_LOGIC_VECTOR(JUMPFINAL,4)(2 downto 0)) ,4);
OUTDATA(23 downto 8) <= BITRD;
PUSH <= ‘1’;
when others =>
NULL;
end case;
— If we didn't write all the data, do it now
if ( (not (INDEX = *00*)) and TOBESYNCED='0' ) then
PUSH <= ‘1';
else
PUSH <= ‘O';
end if;
— get ready for next line
INDEX <= "00*;
TOBESYNCED <= ’1';
FIRSTCURRENT <= *1';
PROCLINE <= ‘1';
COUNTER <= (others => ‘O');
SUMLINECURRENT <= (others => ‘O'); — End of processing averaging
pixel values of each line
INCJUMP <= ‘0\end if;
else
— nothing to be done, don't write
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PUSH <= '0';
INCJUMP <= 'O’;
end if;
end process camera_proc3 ;
end behaviour;

D.2.5

Test VHDL Code

D.2.5.1 ramtest.vhd
The following code is a video processing model which pushes the RAM contents on to the
FIFO. All camera luminance data is ignored.

— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity processor is
port(CLK: in STD_L0GIC;
RESET: in STD_L0GIC;
AD: in UNSIGNED(7 downto 0) ;
BD: in UNSIGNED(7 downto 0) ;
LVAL: inSTD_LOGIC;
PVAL: inSTD_LCGIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO: inUNSIGNED(7 downto 0);
VAR1: inUNSIGNED(7 downto 0);
VAR2: inUNSIGNED(7 downto 0);
VAR3: inUNSIGNED(7 downto 0);
VAR4: inUNSIGNED(7 downto 0);
VARS: inUNSIGNED(7 downto 0);
VAR6: inUNSIGNED(7 downto 0);
VAR7: inUNSIGNED(7 downto 0) ;
OUTDATA: out STD_LOGIC_VECTOR(26 downto 0) ;
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LCX3IC;
OKTOPUSH: in STD_L0GIC );
end processor;
architecture behaviour of processor is
signed FIRSTPIXEL: STD_LOGIC;
signal PROCLINE: STD_L0GIC;
sigml LVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
signal PVALSIG: STD_LOGIC;
signal PRQCNEXT: STD_LOGIC;
signal COUNTER: UNSIGNED(10 downto 0);
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signal ADDR: STD_LOGIC_VECTOR(3 downto 0);
begin
camera_procl: process begin
wait until CLK'event and CLK='0';
— stabalize camera inputs (simulate data rate)
LVALSIG <= LVAL;
PVALSIG <= PVAL;
end process camera_procl;
camera_proc3: process begin
wait until CLK'event and CLK=’0';
— when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
OUTDATA(26 downto 20) <= (others => ‘O');
— when line is valid
if (LVALSIG='l') then
— initialise variable on first pixel
if ((FIRSTPIXEL='l' and OKTOPUSH=’0') or PROCLINE='0') then
PROCLINE <= ‘O';
PUSH <= >0’;
FIRSTPIXEL <= ‘O';
PROCNEXT <= ‘O';
else
— use counter as a ram address reference
COUNTER <= COUNTER + 1;
— set addresses for next cycle read
BITRA <= CONV_STD_LOGIC_VECTOR(COUNTER,11)(3 downto 0);
ADDR <= CONV_STD_LOGIC_VECTOR(COUNTER,11)(3 downto 0);
PROCNEXT <= ‘1';
if (PROCNEXT='l’) then
— store data from RAM into FIFO
OUTDATA (15 downto 0) <= BITRD;
OUTDATA(19 downto 16) <= ADDR;
PUSH <= ‘1';
else
PUSH <= ‘O';
end if;
FIRSTPIXEL <= ‘O';
PROCLINE <= *1';
end if;
else
— no pixel, we want to simulate the same data rate too
PUSH <= *0';
FIRSTPIXEL <= *1';
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PROCLINE <= '1' ;
COUNTER <= (others => *0');
PROCNEXT <= '0';
end if;
else
— nothing at all, no FIFO push
PUSH <= 'O';
end if;
end process camera_proc3;
end behaviour;

D.2.5.2 regtest.vhd
The following code is a video processing model which pushes the register contents on to
the FIFO. All camera luminance data is ignored.

— Include necessary libraries
library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
— define sub-system ports
entity processor is
port(CLK: in STD_LOGIC;
RESET: in STD_L0GIC;
AD: in UNSIGNED(7 downto 0);
BD: in UNSIGNED(7 downto 0);
LVAL: inSTD_LOGIC;
PVAL: inSTD_L0GIC;
BITRD: in STD_LOGIC_VECTOR(15 downto 0);
BITRA: out STD_LOGIC_VECTOR(3 downto 0);
VARO: inUNSIGNED(7 downto 0);
VAR1: inUNSIGNED(7 downto 0);
VAR2: inUNSIGNED(7 downto 0);
VAR3: inUNSIGNED(7 downto 0);
VAR4: inUNSIGNED(7 downto 0);
VAR5: inUNSIGNED(7 downto 0) ;
VAR6: inUNSIGNED(7 downto 0);
VAR7: inUNSIGNED(7 downto 0);
OUTDATA: out STD_LOGIC_VECTOR(2S downto 0);
PUSH: out STD_LOGIC;
CAPTUREON: in STD_LOGIC;
OKTOPUSH: in STD_LOGIC );
end processor;
eirchitecture behaviour of processor is
signal FIRSTPIXEL: STD_LOGIC;
signal PROCLINE: STD_L0GIC;
signai LVALSIG: STD_LOGIC;
signal NEWLVALSIG: STD_LOGIC;
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signal PVALSIG: STD_LOGIC;
signal TOBESYNCED: STD_LOGIC;
signal INDEX: STD_LOGIC_VECTOR(l downto 0) ;
begin
camera_procl: process begin
wait until CLK'event and CLK='0';
—

stabalize camera inputs (simulate data rate)
LVALSIG <= LVAL;
PVALSIG <= PVAL;
end process camera_procl;
camera_proc3: process begin
wait until CLK'event and CLK='0';

— when pixel is valid
if (PVALSIG='0' and CAPTUREON='1') then
OUTDATA(25 downto 24) <= (others => '0');
OUTDATA(26) <= TOBESYNCED;
— when line is valid
if (LVALSIG='1') then
—

initialize variable on first pixel
if ((FIRSTPIXEL='l' and OKTOPUSH='0') or PR0CLINE='0') then
PROCLINE <= ’O';
INDEX <= "00";
PUSH <= 'O';
TOBESYNCED <= ’O';
FIRSTPIXEL <= 'O';
else
FIRSTPIXEL <= 'O';
PROCLINE <= 'I' ;

—

figure out which of 3 8-bit sections to write to
case INDEX is
when "00" =>
OUTDATA(23 downto 16) <= CONV_STD_LOGIC_VECTOR(VARO,8);
INDEX <= "01*;
PUSH <= ‘O';
when "01" =>
OUTDATAU5 downto 8) <= CONV_STD_LOGIC_VECTOR(VARl,8) ;
INDEX <= "10";
PUSH <= 'O’;
when *10* =>
OUTDATA(7 downto 0) <= CONV_STD_LOGIC_VECTOR(VAR2,8) ;
INDEX <= *00*;
— on the last one, write the 27-bit data to the FIFO
PUSH <= '1';
TOBESYNCED <= ’O';
when others =>
NULL;

end case;
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end if;
else
—

If we didn't write all the data, do it now
if ( (not (INDEX = "00')) and TOBESYNCED='0' ) then
PUSH <= '1';
else
PUSH <= ‘O';
end if;
— get ready for next line
INDEX <= “00";
TOBESYNCED <= ‘1’;
FIRSTPIXEL <= ‘1’;
PROCLINE <= ‘1’;

—

end if;
else
nothing to be done, don't write
PUSH <= ‘O’;
end if;
end process camera_proc3 ,-

end behaviour;

D.2.5.3 fifolest.vhd
The following code is the whole complete FPGA module. No linking is required. This is
used to test the FIFO push commands.

— Include necessary libraries
library IEEE.GTECH;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_uns igned.al1;
use GTECH.GTECH_coiiiponents.all;
library SYNOPSYS;
use SYNOPSYS.ATTRIBUTES.all;
— define system ports
entity test is
port(CLK: in STD_LOGIC;
FOUT: out STD_LOGIC_VECTOR(26 downto 0);
WEN1: out STD_LOGIC;
WEN2: out STD_LOGIC;
WCLK: out STD_L0GIC );
end test;
architecture behaviour of test is
— define special Xiiinx XC4000 components
component MD0

Second Generation System Software Code

FPGA Hardware Description

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

433

University of Windsor

port(I: out STD_LOGIC );
end component;
component MD1
porttO: in STD_LOGIC );
end component;
component MD2
port(I: out STD_LOGIC );
end component;
component TCK
port(I: out STD_LOGIC );
end component;
component TDI
port(I: out STD_LOGIC );
end component;
component TMS
port(I: out STD_LOGIC );
end component;
component TDO
porttO: in STD_LOGIC );
end component;
component IBUF
port(I: in STD_LOGIC;
0: out STD_LOGIC );
end component;
component OBUF
port(I: in STD_LOGIC;
0: out STD_LOGIC );
end component;
constant CYCLE1: STD_LOGIC
constant CYCLE2: STD_LOGIC
signal
signal
signal
signal
signal
signal
signal
signal

tomdlpin: STD_LOGIC
tomdlbuf: STD_LOGIC
totdopin: STD_LOGIC
totdobuf: STD_LOGIC
fromtckpin: STD_LOGIC
fromtckbuf: STD_LOGIC
fromtdipin: STD_LOGIC
fromtdibuf: STD_LOGIC

signal
signal
signal
signal

CDOUT: STD_LOGIC;
FRS: STD_LOGIC;
PAF: STD_LOGIC;
PAE: STD_LOGIC;

signal GO: STD_LOGIC;
signal Cl: STD_LOGIC_VECTOR(15 downto 0);
begin
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—

Instantiate special components
xMDlBUF: OBUF port map ( I => tomdlbuf , 0 => tomdlpin );
xMDlPIN: MD1 port map ( 0 => tomdlpin );
tomdlbuf <= CDOUT;
xTDOBUF: OBUF port map ( I => totdobuf , 0 => totdopin );
xTDOPIN: TDO port map ( 0 => totdopin );
totdobuf <= FRS;
xTCKPIN: TCK port map ( I => fromtckpin );
xTCKBUF: IBUF port map ( I => fromtckpin , 0 => fromtckbuf );
PAF <= fromtckbuf;
xTDIPIN: TDI port map ( I => fromtdipin );
xTDIBUF: IBUF port map ( I => fromtdipin , 0 => fromtdibuf );
PAE <= fromtdibuf;

—

Set write clock
WCLK <= CLK;

— Let Synopsys do the state machines since we do not have any
—
asynchronous resets
process
begin
— reset
wait until CLK'event and CLK='0';
FRS<='0 ’;
WEN1<='1';
WEN2<='1';
Cl <= (others => ’O');
FOUT <= (others => ‘O');
—

reset
wait until CLK'event and CLK='0';
FRS<='0';
WEN1<='1';
WEN2<='1';
Cl <= (others => ’O');
FOUT <= (others => ’O’);

—

reset
wait until CLK’event and CLK='0’;
FRS<='O';
WEN1<='1';
WEN2<='1';
Cl <= (others => ’O');
FOUT <= (others => ’O');

—

nothing
wait until CLK’event and CLK='0';
FRS<='1';
WEN1<='1';
WEN2<='1';
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C l <= (others => ’O');

FOOT <= (others => ’O');
—

write
loop

wait until CLK'event and CLK='0';
FOOT <= (not Cl(10 downto 0)) & Cl;
if (PAF='l') then
—

write away

FRS<='1';

WEM1<='0‘;
WEN2<=’1';
Cl <= Cl + 1;
else
—

do not write if full

FRS<='1';
WEN1<='1';
WEN2<='1';
end if;
end loop;

end process;
end behaviour;

Second Generation System Software Code

FPGA Hardware Description

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

436

University of Windsor

D.3

CPLD1 Hardware Description

D.3.1

Synopsys Scripts

D.3.1.1 main.scr
/* read in vhdl code */
read -f vhdl main.vhd
/* Use either DSPCLK as source, or use loop through to CLKLPIN
/* create_clock -name "DSPCLK' -period 30 -waveform { "O' *15' } { "DSPCLK' ) */
create_clock -name "CLKLPIN’ -period 30 -waveform { "O' "15' ) { "CLKLPIN” }
/* compile to target, low effect acceptable */
compile -map_effort low
set_pad_type -no_cloc!c **'
/* Use either DSPCLK as source, or use loop through to CLKLPIN
/* set_pad_type -clock "DSPCLK' */
set_pad_type -clock "CLKLPIN’
sec_port_is_pad
include mainpins.scr
insert_pads
ungroup -all -flatten
write -format xnf -hierarchy -output main.sxnf
write_script > main.dc
sh dc2ncf main.dc
sh cpld -p 9536-5VQ44 main.sxnf

D.3.1.2 mainpins.scr
set_attribute {"GSR'} *pad_location' -type string "P33'
set_attribute {"RSIN’} "pad_location" -type string "P28'
set_attribute {"RSOUT'} "pad_location' -type string "P40"
set_attribute {"DSPCLK'} "pad_location* -type string "P44'
set_attribute {"CLKLPIN'} "pad_location* -type string “P43'
set_attribute {"CLKLPOUT'} "pad_location* -type string "P42'
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"DSPRW'} "pad_location“ -type string *P36'
{"DSPIS'} "pad_location* -type string *P34'
{"DSPAL'} "pad_location' -type string *P39*
{"DSPAH<0>'} "pad_location* -type string *P37'
{*DSPAH<1>'} "pad_location* -type string "P38*

set_attribute {"TSBINT*} "pad_location* -type string *P32*
set_attribute {"TSBCA'} *pad_location' -type string *P31'
set_attribute {"FTSBCS'} *pad_location' -type string *P30'
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set_attribute

{“TSBCLK'} "pad_location” -type string "P29*

set_attribute {"DSPINT"} "pad_location* -type string "P12'
set_attribute {“DSPREADY"} "pad_location” -type string "P27*
set_attribute C"DSPWE"} "pad_location" -type string *P13'
set_attribute ("DSPDS") "pad_location* -type string ”P21*
set_attribute {"DSPPS"} "pad_location* -type string “P22'
set_attribute {"DSPBR"} "pad_location* -type string ”P23*
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

CTRISELA'} "pad_location" -type string "P14*
{"TRIOEA'} "pad_location’ -type string 'P16'
("TRIOEBC") ’'pad_location' -type string *P18*
C"TRICLK*} "pad_location* -type string *P19'
{“TRICLKEN"} "pad_location” -type string “P20”
("SRAMOE”}
{"SRAMWE'}
{"EEPROE")
("EEPRWE”)

”pad_location*
"pacLlocation'
"pad_location’
"pacLlocation'

-type
-type
-type
-type

string
string
string
string

“P8”
*P7*
*P5*
"P6*

set_attribute {"FIFOCLK”} "pad_location” -type string "P3*
set_attribute {“FXFOEN”} ”pad_location* -type string "P2”
set_attribute {“FIFOOE”} ”pad_location* -type string "PI”

D.3.2

VHDL Code

The 16-to-32 bit bus converter and be implemented using the SN74ABTH32316 (see
Figure 3.15 on page 58) by setting LEA, LEB & LEC to low (set latches to edge
triggered), SELB & SELC to high (potential input to B latch is A, and C latch is B), set
CLKENA to CLKENB & CLKENC (referred to as CLKEN), set CLKA to CLKB &
CLKC (referred to as CLK), the DSP bus to port A, the LOW 32-bit bus to C and the
HIGH 32-bit bus to B. Under a write condition, OEB and OEC are set low, OEA is set
high and the DSP places the low 16-bits data on port A. The data on port A is latched (set
CLKEN and CLK appropriately) where it is then driving port B. The DSP then places the
high 16-bit data on port A where the data is latched again. The data from port B is latched
and is driving port C and the data from port A is latched and is driving port B. At this point
the low data placed on port A is now on C (LOW) and the high data places on A is now on
B (HIGH). A read from the 32-bit is similar by reversing the data flow and setting OEB
and OEC high and OEA low. The data on port B and C is latched, and C (LOW) is driving
port A which is read by the DSP. OEB and OEC are then set low where then port B
(HIGH) is then driving C. The data is latched again where data on B is moved to C which
is driving A where the DSP reads it.
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D.3.2.1 main.vhd
— Include necessary libraries
library IKKE.GTECH;
use IEEE.std_logic_1164.all;
use IEEE. std_logic_unsigned. all;
use GTECH.GTECH_coniponents.all;
— define system ports
entity cpldjnain is
port(DSPCLK: in STD_LOGIC;
DSPIS: in STD_LOGIC;
DSPPS: in STD_LOGIC;
DSPDS: in STD_LOGIC;
DSPBR: in STD_LOGIC;
DSPRW: in STD_LOGIC;
DSPWE: in STD_LOGIC;
DSPREADY: buffer STD_LOGIC;
DSPIMT: out STD_LOGIC;
DSPAL: in STD_LOGIC;
DSPAH: in STD_LOGIC_VECTOR(1 downto 0); — A14 & A13
RSIN: in STD_L0GIC;
RSOUT: buffer STD_L0GIC;
GSR: in STD_L0GIC;
CLKLPIN: in STD_L0GIC;
CLKLPOUT: out STD_L0GIC;
TRISELA: out STD_L0GIC;
—
—
—
—
—

TRISELB = 1 (A)
TRISELC = 1 (B)
TRILEA,TRILEB,TRILEC = 0
TRICLKA,TRICLKB,TRICLKC = TRICLK
TRICLKENA,TRICLKENB,TRICLKENC = 0
TRIOEA: out STD_LOGIC;
TRIOEBC: out STD_LOGIC;
TRICLK: out STD_LOGIC;
TRICLKEN: out STD_LOGIC;

—
—

TSBCLK: buffer STD_LOGIC;
FTSBCS: out STD_LOGIC;
TSBCA: in STD_LOGIC;
TSBRW = DSPRW
TSBINT: in STD_LOGIC;
TSBRS: out STD_LOGIC;
FIFOCLK: out STD_LOGIC;
FIFOEN: out STD_LOGIC;
FIFOOE: buffer STD_LOGIC;
SRAMOE: out STD_LOGIC;
SRAMWE: out STD_LOGIC;
EEPROE: out STD_LOGIC;
EEPRWE: out STD_LOGIC );

end cpld_main;
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architecture behaviour of cpldjnain. is
constant CYCLE1: STD_LOGIC := 'O';
constant CYCLE2: STD_LOGIC := *1';
signal CLK: STD_LOGIC;
signal LASTFIFO: STD_LOGIC;
signal iTSBCA: STD_L0GIC;
signal DSP_STATE: STD_L0GIC_VECT0R(2 downto 0);
signal RCOUNT: STD_LOGIC_VECTOR(8 downto 0);
signal iTSBINT: STD_LOGIC;
signal DSPINT_STATE: STD_LOGIC_VECTOR(2 downto 0);
— signal TSBCASIG: STD_LOGIC;
begin
— note the use of many processes
—
this is to make simulation easier
— depends if we used the skewed clock or the direct clock
— CLK <= DSPCLK;
CLK <= CLKLPIN;
set_tsbint: process(GSR, CLK)
begin
— under reset, make sure there is not interrupt to the DSP set
if (GSR = '0') then
iTSBINT <= 11';
elsif (CLK'event and CLK='l') then
iTSBINT <= TSBINT;
end if;
end process;
dsp_manage_int: process(GSR,CLK)
begin
—

under reset, make sure there is no interrupt to the DSP set
if (GSR = ’0') then
dspimt <= ’I',DSPINTJSTATE <= “000”;
elsif (CLK'event and CLK='0') then

— when an interrupr occurs, the DSP’s INT line must be pulsed
—
for continuous interrupts
case DSPINTJSTATE is
when "000* =>
—

interrupt, set low (stage 1)
if (iTSBINT = *0') then
DSPIOT <= iTSBINT;
DSPHTTJSTATE <= *001'';
else
— no interrupt
DSPINT <= *1';
DSPIOTJSTATE <= *000*;
end if;
when *001* =>
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—

interrupt, set low (stage 2)
DSPINT <= iTSBINT;
DSPINT_STATE <= "010';
when *010' =>

—

interrupt, set low (stage 3)
DSPINT <= iTSBINT;
DSPINT_STATE <= *011';
when *011’ =>

—

interrupt, set low (stage 4)
DSPINT <= iTSBINT;
DSPIOT_STATE <= *100';
when *100' =>

—

interrupt, set low (stage 5)
DSPINT <= iTSBINT;
DSPINT_STATE <= *101';
when *101' =>

—

interrupt, set high (stage 6)
DSPINT <= ‘1’;
DSPINT_STATE <= *110';
when *110' =>

—

interrupt, set high (stage 7)
DSPINT <= ‘1';
DSPINT.STATE <= *111';
when *111' =>

—

interrupt, set high (stage 8)
DSPINT <= ’1';
DSPINT_STATE <= *000’;
when others =>
NULL;

end case;
end if;
end process;
—

—

set SRAM control lines
set_sram_oe_we: process(DSPDS,DSPPS,DSPRW,DSPBR,DSPWE,GSR)
begin
if (GSR = ‘O') then
reset, turn everything off
SRAMOE <=
;
SRAMWE <= ‘1’;
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—

—

elsif ((DSPDS='0' orDSPPS='0') and DSPBR='l') then
external data and program access
SRAMOE <= not DSPRW;
SRAMWE <= DSPWE;
else
other condition, turn it off
SRAMOE <= *1’;
SRAMWE <= *1' ;
end if;
end process;

—

—

—

—

set EEPROM control lines
set_eepr_oe_we: process(DSPDS,DSPRW, DSPBR,DSPWE,GSR)
begin
if (GSR = '0') then
reset, turn everything off
EEPROE <= ‘1';
EEPRWE <= ‘1’;
elsif (DSPDS='0' and DSPBR='0') then
external data access
EEPROE <= not DSPRW;
EEPRWE <= DSPWE;
else
other condition, turn it off
EEPROE <= *1';
EEPRWE <= ’1';
end if;
end process;

—

stabilize TSBCA line
tsbca_stable: process(GSR,CLK)
begin
if (GSR = ‘O') then
iTSBCA <= ’1';
elsif (CLK'event and CLK='l') then
iTSBCA <= TSBCA;
end if;
end process;

— manage clock bus operations
dsp_bus_manage: process(GSR, DSP_STATE)
begin
—

reset, initialize variables
if (GSR = ‘O') then
LASTFIFO <= ‘O';
DSPREADY <= ‘1' ;
FIFOOE <= ‘1’;
TRIOEBC <= ‘1';
TRICLKEN <= >1';
FIFOEN <= '1';
FTSBCS <= ’1';
DSP_STATE <= ‘‘OOO*;
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elsif (CLK'event and CLK='0') then
case DSP_STATE is
when "000' =>
if (DSPIS = '0') then
— check for 10 read/write (static lines)
if (DSPAH = *01') then
LASTFIFO <= LASTFIFO;
DSPREADY <= ’1';
FIFOOE <= ’1';
TRIOEBC <= ’1';
TRICLKEN <= ’1' ;
FIFOEN <= ’1';
FTSBCS <= ’1’;
— write requires extra cycle
if (DSPRW='0') then
DSP_STATE <= "001';
else
DSP_STATE <= “000”;
end if;
— FIFO read
elsif (DSPAH = "10” and DSPRW = ‘1’) then
—

if last read operation was not a fifo read, enable fifo outputs
if (LASTFIFO = ’O') then
— Do operation two cycle
LASTFIFO <= *1';
DSPREADY <= ’O';
FIFOOE <= ’O';
TRIOEBC <= ’1';
TRICLKEN <= ’1';
FIFOEN <= ’1';
FTSBCS <= ’1';
DSP_STATE <= "010”;
else
— Do operation single cycle
LASTFIFO <= ’1';
DSPREADY <= ’1’;
FIFOOE <= ’O';
TRIOEBC <= ’1';
TRICLKEN <= ‘O';
FIFOEN <= *0';
FTSBCS <= ’I';
DSP_STATE <= "000';
end if;
— TSB Operation
elsif (DSPAH='U') then
—

if last read operation was a fifo, disable fifo outputs
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LASTFIFO <= 'O';
FIFOOE <= '1';
FIFOEN <= '1';
if (DSPRW='l') then
— Read
— TSBRW = DSPRW outside
TRIOEBC <= ’1';
if (DSPAL=’0') then
— Low word, start read opeation, multi cycle
DSPREADY <= 'O';
TRICLKEN <= '0';
FTSBCS <= ’0';
DSP_STATE <= *011';
else
— High word, dump bus, single cycle
DSPREADY <= '1*;
TRICLKEN <= '1';
FTSBCS <= ’1';
DSP_STATE <= "000’
end if;
else
— Write
TRIOEBC <= ’O';
if (DSPAL='0'1 then
—

Low word, dump bus, two cycle
DSPREADY <= ’1';
TRICLKEN <= ’0’;
FTSBCS <= '1';
DSP_STATE <= "100';

else
— High word, start write opeation, multi cycle
DSPREADY <= 'O’;
TRICLKEN <= 'O';
FTSBCS <= ’1’;
DSP_STATE <= *101';
end if;
end if;
else
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—

Read or Write to unknown area, do nothing
DSPREADY <= '1';
LASTFIFO <= LASTFIFO;
FIFOOE <= ’1';
TRIOEBC <= *1';
TRICLKEN <= '1';
FIFOEN <= '1';
FTSBCS <= *1\DSP_STATE <= “000";
end if;
else

—

Do nothing
DSPREADY <= *1';
LASTFIFO <= LASTFIFO;
FIFOOE <= FIFOOE;
TRIOEBC <= *1';
TRICLKEN <= ’1';
FIFOEN <= '1';
FTSBCS <= ’1';
DSP_STATE <= "000";
end if;
when “001" =>

—

I/O write cycle 2
LASTFIFO <= LASTFIFO;
DSPREADY <= '1';
FIFOOE <= ’1';
TRIOEBC <= ’1';
TRICLKEN <= ’1';
FIFOEN <= ‘1’;
FTSBCS <= 11';
DSP_STATE <= *000";
when “010* =>

—

Read FIFO cycle 2
LASTFIFO <= ’1';
DSPREADY <= *1';
FIFOOE <= 'O';
TRIOEBC <= ’1';
TRICLKEN <= *0';
FIFOEN <= 'O';
FTSBCS <= *1';
DSP_STATE <= ”000";

when *011* =>
— TSB Read cycle 2
LASTFIFO <= 'O';
FIFOOE <= '1';
FIFOEN <= *1';
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TRIOEBC <= '1';
FTSBCS <= *1' ;
if (iTSBCA = '0') Chen
FTSBCS <= ’1';
DSPREADY <= '1';
TRICLKEN <= '1';
DSP_STATE <= “000’;
else
FTSBCS <= ’0';
DSPREADY <= ‘O';
TRICLKEN <= 'O';
DSP_STATE <= "Oil';
end if;
when "100' =>
— TSB Write cycle 2
LASTFIFO <= 'O';
FIFOOE <= *1';
FIFOEN <= '1';
TRIOEBC <= ’O';
DSPREADY <=
TRICLKEN <= '1';
FTSBCS <= *1';
DSP_STATE <= "000”;
when "101" =>
— TSB wrice cycle 2
LASTFIFO <= ’0';
FIFOOE <= '1';
FIFOEN <= '1';
TRIOEBC <= '0’;
DSPREADY <= '0' ;
TRICLKEN <= *1' ;
FTSBCS <= '0’;
DSP_STATE <= *111';
when *111* =>
— Wait for end of TBS cycle
LASTFIFO <= 'O';
FIFOOE <= *1';
FIFOEN <= *1';
TRIOEBC <= 'O';
TRICLKEN <= '1' ;
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FTSBCS <= '1';
if (iTSBCA = ‘0’) Chen
FTSBCS <= *1’;
DSPREADY <= '1';
DSP_STATE <= "100*;
else
FTSBCS <= '0' ;
DSPREADY <= *0';
DSP_STATE <= "111*;
end if;
when others =>
NULL;
end case;
end if;
end process;
— Adjust value for bus exchanger
TRISELA <= not DSPAL;
TSBCLK <= CLK;
TRICLK <= CLK;
FIFOCLK <= CLK;
CLKLPOUT <= DSPCLK;
set_trioea: process(DSPAH,DSPIS,DSPRW,GSR)
begin
—

Set bus exchange lines based on DSP input
if (GSR = '0') then
TRIOEA <= ' V ;
elsif (DSPAH(1)='1' and DSPIS='0•) then
TRIOEA <= not DSPRW;
else
TRIOEA <= ’1';
end if;
end process;

—

RSOUT <= not RSIN;

— Watch dog
set_reset: process(RSIN,CLK)
begin
—

Reset watch dog on reset
if (RSIN='i'i then
RCOUNT <= ( others => *0' );
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—

—

RSOUT <= 'O';
elsif (CLK'event and CLK='0') then
If not under reset, and DSP ready is ok, don't reset
if (RSOUT='l' and DSPREADY='1') then
RCOUWT <= ( others => ‘O' );
else
If DSP ready is low for too long, reset system
RCOUNT <= RCOUNT + 1;
if (RCOUNT= *111111111* ) then
if (RSOUT = ’1') then
RSOUT <= 'O';
else
RSOUT <= ’1';
end if;
end if;
end if;
end if;
end process;

end behaviour;
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D.4

CPLD2 Hardware Description

D.4.1

Synopsys Scripts

D.4.1.1 seconder
/* read in vhdl code */
read -f vhdl second.vhd
create_cloc)c -name “DSPCLK* -period 30 -waveform ( "0* "15* } { "DSPCLK* )
/* compile to target, low effect acceptable */
compile -map_effort low
set_pad_type -no_clock "**
set_pad_type -clock "DSPCLK"
set_port_is_pad “**
include secondpins.scr
insert_pads
ungroup -all -flatten
write -format xnf -hierarchy -output second.sxnf
write_script > second.dc
sh dc2ncf second.dc
sh cpld -p 9536-5VQ44 second.sxnf

D.4.1.2 secondpins.scr
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

("GSR*} "pad_location* -type string "P33*
("DSPCLK"} "pad_location" -type string "P43*
(“DSPRW*}
"pad_location* -type string"P41*
("DSPIS*}
"pad_location* -type string"P42*
(“DSPXF*}
"pad_location* -type string"P3*
("DSPBIO*} "pad_location* -type string "PI*
("DSPAL<0>"}
"pad_location*-type string "P36*
("DSPAL<1>'}
"pad_location*-type string "P37*
("DSPAL<2>*}
"pad_location*-type string “P38*
{"DSPAH<0>"}
"pad_location*-type string "P40*
("DSPAH<1>”} "pad_location*-type string "P39*

set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

("DSPCLKRX*}
"pacLlocation*-type string "P14*
(“DSPDX*} "pad_location* -type string "P22*
("DSPFSX*} *pad_location* -type string “P23*
("DSPDR*} "pad_location* -type string “P12*
("DSPFSR"} *pad_location* -type string "P13*

set_attribute (“DSPTOUT*} "pad_location* -type string “P44*
set_attribute ("TSBRS*} "pad_location* -type string "P2*
set_attribute ("DALSARX*} *pad_location* -type string “P19*
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set_attribute ("DALSATX*} "pad_location* -type string 'P I S '
set_attribute {"DALSACTS"} "pad_location* -type string "P16*
set_attribute {“DALSARTS*} “pad_location* -type string "P20*
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute
set_attribute

{"FCCLK"} “pad_location* -type string "P8*
(“FDIN”} “pad_location* -type string *P7*
{“FPROG'J "pad_location* -type string "P6*
{"FDONE*} "pacLlocation* -type string *P5*
("FINIT”} "pacLlocation* -type string "P34*
("FCDOUT"} "pad_location* -type string "P31*
{"FSPARE’} "pad_location" -type string “P29*

set_attribute ("PAF*} "pad_location" -type string “P28*
set_attribute {”PAE*} "pad_location” -type string “P27’
set_attribute {“EXSVNC”) "pad_location" -type string "P30"
set_attribute {"SPARE1”} "pad_location" -type string “P32*
set_attribute {"TSBGRFEMP"} "pad_location" -type string "P21”

D.4.2

VHDL Code

D.4.2.1 second, vhd
— Include necessary libreiries
library IEEE,GTECH;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use GTECH.GTECH_components.all;
— define system ports
entity cpld_second is
port(DSPCLK: in STD_LOGIC;
DSPIS: in
STD_LOGIC;
DSPRW: in
STD_LOGIC;
DSPXF: in
STD_LOGIC;
DSPBIO: out STD_LOGIC;
DSPAL: in
STD_LOGIC_VECTOR(2downto0);
DSPAH: in
STD_LOGIC_VECTOR(1downto0); — A14 & A13
DSPCLKRX: buffer STD_LOGIC;
DSPDX: in STD_L0GIC;
DSPFSX: in STD_LOGIC;
DSPDR: out STD_LOGIC;
DSPFSR: out STD_LOGIC;
DALSARX: in STD_LOGIC;
DALSATX: out STD_LOGIC;
DSPTOUT: in STD_LOGIC;
TSBRS: out STD_LOGIC;
TSBGRFEMP: in STD_L0GIC;
FCCLK: out STD_LOGIC;
FDIN: out STD_LOGIC;
FPROG: out STD_LOGIC;
FSPARE: out STD_LOGIC;
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FDONE: in STD_LOGIC;
FINIT: in STD_LOGIC;
FCDOUT: in STD_LOGIC;
PAF: in STD_LOGIC;
PAE: in STD_LOGIC;
EXSYNC: in STD_LOGIC; ~ out later
SPARE1: in STD_LOGIC; — out later
DALSACTS: in STD_LOGIC;
DALSARTS: out STD_LOGIC;
GSR: in STD_LOGXC );
end cpld_second;
— Static Inputs:
— FPGA: INIT, DONE
FIFO: PAE, PAF
TSB: DALSA: CTS
— Static Outputs:
— FPGA: DIN,CCLK,PROG
FIFO: TSB: RS
DALSA: RTS
architecture behaviour of cpld_second is
signal INTRCOUNT: STD_LOGIC_VECTOR(2 downto 0) ;
signal INTXCOUNT: STD_LOGIC_VECTOR(2 downto 0);
signal RCOUNT: STD_LOGIC_VECTOR(2 downto 0);
signal TCOUNT: STD_LOGIC_VECTOR(2 downto 0);
signal iDALSARX: STD_LOGIC;
signal DSP_STATE: STD.LOGIC;
signal RX_STATE: STD_LOGIC_VECTOR(3 downto 0);
signal TX.STATE: STD_LOGIC_VECTOR(3 downto 0);
signal STATICOUTP: STD_L0GIC_VECT0R(7 downto 0);
signal STATICINP: STD_LOGIC_VECTOR(7 downto 0);
begin
—
—
—
—

Set spare lines to high-impedance
FSPARE <= 'Z';
EXSYNC <= 'Z';
SPARE1 <= 'Z';
static_outputs: process(GSR,STATICOUTP)
begin

—

During reset, set some lines
if (GSR = '0') then
TSBRS <= 'O';
FCCLK <= '0' ,FDIN <= 'O';
FPROG <= ’O';
DALSARTS <= 'O';
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else
— Not in reset set static IOs to appropriate pins
TSBRS <= STATICOUTP(0);
FCCLK <= STATICOUTP(1);
FDIN <= STATICOUTP(2);
FPROG <= STATICOUTP(3);
DALSARTS <= STATICOUTP(4);
end if;
end process;
— Set other static IOs which states do not matter at reset
STATICINP(0) <= FDONE;
STATICINP(l) <= FINIT;
STATICINP(2) <= FCDOUT;
STATICINP(3) <= PAF;
STATICINP(4) <= PAE;
STATICINP(5) <= DALSACTS;
STATICINP(6) <=TSBGRFEMP;
dsp_bus_manage: process(GSR,DSPCLK)
begin
— Set some stuff during reset
if (GSR = '0') then
DSPBIO <= 'O';
STATICOUTP <= ”00000000';
DSP_STATE <= 'O';
elsif (DSPCLK'event and DSPCLK='l') then
—

Handle Static IO interface
case DSP_STATE is
when *0' =>

— check for IO read/write
if (DSPIS='0' and DSPAH='01') then
if (DSPRW='1'1 then
Read
DSPBIO <= STATICINP( conv_integer(DSPAL(2 downto 0)) );
DSPjSTATE <= '0';
else
— Write first cycle
STATICOUTP( conv_integer(DSPAL(2 downto 0)) ) <= DSPXF;
DSP_STATE <=
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end if;
end if;
when '1' =>
— Write second cycle
STATICOUTP( conv_integer(DSPAL(2 downto 0)) ) <= DSPXF;
DSP_STATE <= 'O';
when others =>
NULL;

end case;
end if;
end process;
—

Set DSP synchronous serial transmit/receive clock
DSPCLKRX <= TCOUNT (2);

—

Synchronous to asynchronous conversion
dsp_toutr: process(GSR,DSPTOUT)
begin

—

During reset, stop counters
if (GSR = '0') then
TCOUNT <= (others => '0');
RCOUNT <= (others => ’O');
DALSATX <= '1';
TX_STATE <= (others => ’O');
iDALSARX <= ’1';

— For DSP provided clock
elsif (DSPTOUT'event and DSPTOUT='l') then
—

Increment tranmission counter/clock
TCOUNT <= TCOUNT + 1;

— Stabalize signal
iDALSARX <= DALSARX;
— Check to see if it changed
if ( ( DALSARX = (not iDALSARX) ) and DALSARX='0' and RX_STATE='0000')
then
— Manage receiver clock
RCOUNT <= (others => ’0');
else
RCOUNT <= RCOUNT + 1;
end if;
if (TCOUNT='000*) then
case TXJSTATE is
when “0000* =>

Second Generation System Software Code

CPLD2 Hardware Description

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

453

University o f Windsor

if (DSPFSX='l') then
DALSATX <= 'O'; — start bit
TX_STATE <= *0001';
else
DALSATX <= ‘1'; — nothing
TX_STATE <= *0000';
end if;
when *0001' => —

bit 7

DALSATX <= DSPDX;
TX_STATE <= *0010';
when *0010' => — bit 6
DALSATX <= DSPDX;
TX_STATE <= *0011';
when *0011' => —

bit 5

DALSATX <= DSPDX;
TX_STATE <= *0100';
when *0100' => —

bit 4

DALSATX <= DSPDX;
TX_STATE <= "0101";
when *0101' => —

bit 3

DALSATX <= DSPDX;
TX_STATE <= *0110';
when *0110' => —

bit 2

DALSATX <= DSPDX;
TX_STATE <= *0111';
when *0111' => — bit 1
DALSATX <= DSPDX;
TX_STATE <= *1000';
when *1000' => —

bit 0

DALSATX <= DSPDX;
TX_STATE <= *1001';
when *1001’ => —

stop bit

DALSATX <= *1';
TX_STATE <= *0000';
when others => —

others is nothing

DALSATX <= '1';
TX_STATE <= *0000';
end case;
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end if;
end if;
end process;
— Asynchronous to Synchronous conversion
dsp_toutf: process(GSR,DSPTOUT)
begin
— Setup states at reset
if (GSR = '0') then
RESTATE <= (others => '0');
DSPDR <= 'O';
DSPFSR <= ’O';
— For DSP provided clock
elsif (DSPTOUT'event and DSPTOUT='0'1 then
— Start 4 cycles after signal change
if (RCOUNT="100*) then
case RX_STATE is
when "0000* =>
DSPDR <= iDALSARX;
if (iDALSARX = '0') then —
DSPFSR <= *1';
RX_STATE <= "0001*;

start bit

else
DSPFSR <= '0' ;
RX_STATE <= "0000*;
end if;
when "0001* => — bit 7
DSPFSR <= 'O';
DSPDR <= iDALSARX;
RXJSTATE <= "0010”;
when "0010* => — bit 6
DSPFSR <= '0';
DSPDR <= iDALSARX;
RX_STATE <= "0011*;
when *0011* => — bit 5
DSPFSR <= 'O’;
DSPDR <= iDALSARX;
RX_STATE <= *0100*;
when *0100* => — bit 4
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DSPFSR <= 'O';
DSPDR <= iDALSARX;
RX_STATE <= *0101';
when "0101" => — bit 3
DSPFSR <= ’O';
DSPDR <= iDALSARX;
RX_STATE <= *0110';
when *0110' => — bit 2
DSPFSR <= 'O';
DSPDR <= iDALSARX;
RX_STATE <= *0111’;
when "0111* => — bit 1
DSPFSR <= ’O';
DSPDR <= iDALSARX;
RX_STATE <= *1000';
when ”1000' => — bit 0
DSPFSR <= 'O';
DSPDR <= iDALSARX;
RX_STATE <= ”1001';
when ”1001' => —

stop bit (can be checked by DSP SW)

DSPFSR <= '0';
DSPDR <= iDALSARX;
RX_STATE <= *0000';
when others =>
DSPFSR <= ’O';
DSPDR <= iDALSARX;
RX_STATE <= *0000';
end case;
end if;
end if;
end process;
end behaviour;
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D.5

Main PC Host Software Code

D.5.1

W orkspace file

D.5.1.1 Larch.dsw
Microsoft Developer Studio Workspace File, Format Version 6.00
# WARNING: DO NOT EDIT OR DELETE THIS WORKSPACE FILE!
I*#*#*#*#*#*****##***###*#*#****#*##*****##***####*##**#**#*#****#*#****##*****

Project: "Deltatracker'=..\Deltatracker\Deltatracker.dsp - Package Owner=<4>
Package=<5>
{{{

}}}
Package=<4>
{({
}}}

I###########*###*#######*######*#################*########*#*######*###########

Project: "Focus'=..\Focus\Focus.dsp - Package Owner=<4>
Package=<5>

{((
}>}

Package=<4>

C Cf
}}}

#####################################################################*#########
Project: "Fuzzy"=..\Fuzzy\Fuzzy.dsp - Package Owner=<4>
Package=<5>

{{{
}}}

Package=<4>

ccc
}}}

############################################################»##################

Project: 'Larch'=.\Larch.dsp - Package Owner=<4>
Package=<5>

(CC
}}}

Package=<4>

{({
Begin Project Dependency
Project_Dep_Name Lineup
End Project Dependency-
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I Microsoft Developer Studio Generated Build File, Format Version 6.00
ft ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Application' 0x0101
CFG=Larch - Win32 Debug
[MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run
!MESSAGE
'MESSAGE NMAKE /f "Larch.mak*.
!MESSAGE
!MESSAGE You can specify a configuration when running NMAKE
!MESSAGE by defining the macro CFG on the command line. For example:
!MESSAGE
[MESSAGE NMAKE /f "Larch.mak' CPG='Larch - Win32 Debug'
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Larch - Win32 Release' (based on "Win32 (x86) Application”)
[MESSAGE “Larch - Win32 Debug' (based on "Win32 (x86) Application')
[MESSAGE
# Begin Project
ft PROP AllowPerConfigDependencies 0
ft PROP Scc_ProjName ""
ft PROP Scc_LocalPath
CPP=cl.exe
MTL=midl.exe
RSC=rc.exe
[IF

"S(CFG)' == "Larch - Win32 Release"

# PROP BASE Use_MFC 6
ft PROP BASE Use_Debug_Libraries 0
it PROP BASE Output_Dir "Release"
ft PROP BASE Intermediate_Dir "Release"
# PROP BASE Target_Dir ""
# PROP Use_MFC 6
# PROP Use_Debug_Libraries 0
I PROP Output_Dir "Release'
# PROP Intermediate_Dir "Release"
ft PROP Target_Dir *"
# ADD BASE CPP /nologo /MD /W3 /GX /02 /D "WIN32" /D "NDEBUG" /D “.WINDOWS" /D
"JiFXDLL" /Yu'stdafx.b' /FD /c
# ADD CPP /nologo /MD /W3 /GX /02 /D "WIN32' /D "NDEBUG" /D ".WINDOWS' /D
".AFXDLL" /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /o "NUL* /win32
ft ADD WTL /nologo /D "NDEBUG' /mktyplib203 /o *NUL" /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG' /d "^AFXDLL'
# ADD RSC /I 0x409 /d "NDEBUG' /d “^AFXDLL'
BSC3 2=bscmake.exe
ft ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
ft ADD BASE LINK32 /nologo /subsystem:windows /machine: 1386
# ADD LINK32 /nologo /subsystan:windows /machine:1386
'ELSETF

*5(CFG)' == "Larch - Win32 Debug-
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» PROP BASE Use_MFC 6
# PROP BASE Use.Debug.Libraries 1
§ PROP BASE Output_Dir "Debug’
# PROP BASE Intermediate.Dir "Debug'
# PROP BASE Target_Dir “*
# PROP UseJiFC 6
# PROP Use_Debug_Libraries 1
# PROP Output_Dir “Debug'
# PROP Intermediate_Dir "Debug"
# PROP Ignore.Export.Lib 0
t PROP Target_Dir *"
# ADD BASE CPP /nologo /MDd /W3 /Gm /GX /Zi /Od /D "WIN32’ /D "_DEBUG* /D
".WINDOWS’ /D ".AFXDLL’ /Yu'stdafx.h’ /FD /c
# ADD CPP /nologo /G5 /MDd /W3 /On /GX /ZI /Od /I *..\Adaptec\include” /D "WIN32'
/D ".DEBUG’ /D ".WINDOWS' /D "J\FXDLL” /FR /Yu'stdafx.h’ /FD /c
# ADD BASE MIL /nologo /D ".DEBUG’ /mktyplib203 /o "NUL’ /win32
# ADD MIL /nologo /D “.DEBUG’ /mktyplib203 /o "NUL' /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG’ /d ".AFXDLL'
# ADD RSC /I 0x409 /d ".DEBUG* /d ".AFXDLL’
BSC3 2=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=Iink.exe
# ADD BASE LINK32 /nologo /subsystem:windows /debug /machine:1386 /pdbtype:sept
% ADD LINK32 /nologo /subsystem:windows /debug /machine:1386 /pdbtype:sept /
libpath:’..\Adaptec\lib"
# SUBTRACT LINK32 /profile /map
!ENDIF
# Begin Tcirget
# Name "Larch - Win32 Release’
# Name "Larch - Win32 Debug'
# Begin Group "Source Files’
# PROP Default.Filter "cpp;C;cxx;rc,-def;rrodl;idl;hpj;bat’
# Begin Source File
SOURCE=.\CamInt.cpp
# End Source File
# Begin Source File
SOURCE=.\CamParams.cpp
# End Source File
# Begin Source File
SOURCE=.\ChildFrm. cpp
# End Source File
# Begin Source File
SOURCE=.\Image.cpp
# End Source File
# Begin Source File
SOURCE=.\Imageline.cpp
# End Source File
# Begin Source File
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SOURCE=.\Larch.cpp
# End Source File
# Begin Source File
SOURCE=.\Larch.rc
# End Source File
# Begin Source File
SOURCE=.\LarchCptDoc.cpp
# End Source File
# Begin Source File
SOURCE=.\LarchCptView. cpp
# End Source File
# Begin Source File
SOURCE=.\MainFrm.cpp
# End Source File
# Begin Source File
SOURCE=.\Params.cpp
# End Source File
# Begin Source File
SOURCE=.\Physical. cpp
# End Source File
# Begin Source File
SOURCE=.\StdAfx.cpp
# ADD CPP /Yc'sCdafx.h'
tt End Source File
# End Group
# Begin Group "Header Files'
# PROP DefaulC_Filter "h;hpp;hxx;hm;inl'
§ Begin Source File
SOCJRCE=.\CamInt. h
# End Source File
# Begin Source File
SOURCE=.\CamParams.h
# End Source File
I Begin Source File
SOURCE=.\ChildFrm.h
# End Source File
t Begin Source File
SOURCE=.\Image.h
# End Source File
t Begin Source File
SOURCE=.\Imageline.h
# End Source File
# Begin Source File
SOURCE=.NLarch.h
» End Source File
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# Begin Source File
SOURCE=.\LarchCptDoc.h
# End Source File
# Begin Source File
SOURCE=.\LarchCptView.h
# End Source File
# Begin Source File
SOURCE=.\MainFrm.h
# End Source File
# Begin Source File
SOURCE=.\Params.h
# End Source File
# Begin Source File
SOURCE=.\Physical.h
# End Source File
# Begin Source File
SOURCE=.\Processor.h
# End Source File
# Begin Source File
SOURCE=.\ProcessorCode.h
# End Source File
# Begin Source File
SOURCE=.\Resource.h
it End Source File
# Begin Source File
SOURCE=.\StdAfx.h
# End Source File
# End Group
tt Begin Group "Resource Files'
# PROP Default_Filter "ico;cur;fc*np,-dlg;rc2;rct,-bin;cnt;rtf;gif;jpg;jpeg;jpe'
# Begin Source File
SOURCE=.\res\Larch.ico
# End Source File
t Begin Source File
SOURCE=.\res\Larch.rc2
# End Source File
# Begin Source File
SOURCE=.\res\LarchCptDoc.ico
# End Source File
# Begin Source File
SOURCE=.\res\Toolbar.fcnp
# End Source File
# End Group
# Begin Group "Library Files*
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♦ PROP Default_Filter “lib*
♦ Begin Source File
SOURCE=..\Adaptec\lib\Whpapi32.lib
♦ End Source File
♦ End Group
♦ Begin Source File
SOURCE=.\Larch.reg
♦ End Source File
♦ End Target
♦ End Project

D.5.3

Resources

D.5.3.1 resource.h
//{{NO_DEPENDENCIES>}
// Microsoft Developer Studio generated include file.
// Used by Larch.rc
//
♦define IDD_ABOUTBOX
100
♦define IDR_MAINFRAME
128
♦define IDR_LARCHTYPE
129
♦define ID_STATUS_CAPTURE
130
♦define ID_STATUS_VALUE
131
♦define XDD.PARAMS
132
♦define IDD_CAMERA
133
♦define IDC_EDIT1
1000
♦define IDC_SPIN1
1001
♦define IDC_EDITGAIN1
1001
♦define IDC_EDIT2
1002
♦define IDC_SPINGAIN1
1002
♦define IDC_SPIN2
1003
♦define IDC_EDITGAIN2
1003
♦define IDC_EDIT3
1004
♦define IDC_SPINGAIN2
1004
♦define IDC_SPIN3
1005
♦define IDC_STATICGAIN1
1005
♦define IDC_EDIT4
1006
♦define IDC_STATICGAIN2
1006
♦define IDC_SPIN4
1007
1007
♦define IDC_EDIT0FFSET1
♦define IDC_EDIT5
1008
♦define IDC_SPIN0FFSET1
1008
♦define IDC_SPIN5
1009
♦define IDC_STATIC0FFSET1
1009
♦define IDC_EDIT6
1010
♦define IDC_EDIT0FFSET2
1010
♦define IDC_SPIN6
1011
♦define IDC_SPIN0FFSET2
1011
♦define IDC_EDIT7
1012
♦define IDC_STATIC0FFSET2
1012
♦define IDC_SPIN7
1013
♦define IDC_EDIT8
1014
♦define IDC_SPIN8
1015
Hcjnxri
♦define IDC_TEXT2
1017
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♦define
#define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define
♦define

IDCJTEXT3
IDCJTEXT4
IDC_TEXT5
IDC_TEXT6
IDC_TEXT7
IDC_TEXT8
IDC_TITLE
ID_CAPTURE_START
IDjCAPTURE.STOP
ID_CAPTURE_SCROLL
ID_KEY_DOWN
ID_KEY_UP
ID_KEV_LEPT
ID_KEY_RIGHT
ID_KEY_PAGEDOWN
ID_KEY_PAGEUP
ID_KEY_H0ME
ID_KEY_END
ID_CAPTURE_PARMfTERS
ID_CAMERA^LOADVIDEOPROCESSOR
ID_CAMERAJ>ARAMETERS

1018
1019
1020
1021
1022
1023
1024
32771
32772
32773
32774
32775
32776
32777
32778
32779
32780
32781
32782
32784
32786

// Next default values for new objects
//

♦ifdef APSTUDIO_INVOKED
♦ifndef APSTUDIO_READONLY_SYMBOLS
♦define _APS_3D_C0NTR0LS
♦define _APS_NEXT_RESOURCE_VALUE
♦define _APS_NEXT_COMMAND_VALUE
♦define _APS_NEXT_CONTROL_VALUE
♦define _APS_NEXT_SYMED_VALUE
♦endif
♦endif

i

134
32788
1026
101

D.5.3.2 Larch.rc
//Microsoft Developer Studio generated resource script.
//

♦include "resource.h*
♦define APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////

//

// Generated from the TEXTINCLUDE 2 resource.
//

♦include "afxres.h*
/////////////////////////////////////////////////////////////////////////////

♦undef APSTUDIO_READONLY_SVMBOLS
/lllllltlllllllllllllllllllllllllllllllltllllllllllimillllltlllllllllllllll

// English (U.S.) resources
♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WXN32
LANGUAGE LANG_ENGLISH, SUBLANG_ENGLISH_US
♦pragma code_page(1252)
fcndi.£ / '
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#ifdef APSTUDIO_INVOKED
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

//
II

TEXTINCLUDE

//

1 TEXTINCLUDE DISCARDABLE
BEGIN
"resource.h\0”
END
2 TEXTINCLUDE DISCARDABLE
BEGIN
“♦include ""afxres.h”"Nr\n“
"NO-

END
3 TEXTINCLUDE DISCARDABLE
BEGIN
"♦define JNFX_NO_SPLITTER_RESOURCES\r\n“♦define _AFX_NO_OLE_RESOURCES\r\n*
"♦define _AFX_NO_TRACKER_RESOURCES\r\n'
“♦define _AFX_NO_PROPERTY_RESOURCES\r\n'
“NrNn"

"♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)NrNn'
"♦ifdef _WIN32\r\n”
"LANGUAGE 9, lNrNn”
"♦pragma code_page(1252)NrNn'
"♦endifNrNn”
"♦include ""res\\Larch.rc2** // non-Microsoft Visual C++ edited
resources\r\n”
“♦include ""afxres.rc”"
I I Standard components\r\n*
"♦endifNO*
END
♦endif

// APSTUDIO_INVOKED

/////////////////////////////////////////////////////////////////////////////
It
II

Icon

II

Icon with lowest ID value placed first to ensure application icon
remains consistent on all systems.
IDRJ1AINFRAME
ICON
DISCARDABLE
"resWLarch.ico'
IDR_LARCHTYPE
ICON
DISCARDABLE
"res\NLarchCptDoc.ico'
II

II

i i i i i i i i i i i i i i n i i n n n

/ / / / / / / / / / / / / / / / / / / m

m

m

m

m

u

m

//////////////

//
11

Bitmap

//

IDRJMAINFRAME

BITMAP MOVEABLE PURE

"res\NToolbar.bmp'

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II
II

Toolbar

//
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IDR_MAINFRAME TOOLBAR DISCARDABLE 16, 15
BEGIN
ID_FILE_NEW
BUTTON
BUTTON
ID_FILE_OPEN
BUTTON
ID_FILE_SAVE
SEPARATOR
BUTTON
ID_EDIT_CUT
BUTTON
ID_EDIT_COPY
BUTTON
ID_EDIT_PASTE
SEPARATOR
BUTTON
ID_CAPTURE_START
BUTTON
ID_CAPTURE_STOP
BUTTON
ID_CAPTURE_SCROLL
BUTTON
ID_CAPTURE_PARAMTERS
SEPARATOR
BUTTON
ID_CAMERA_LOADVIDEOPROCESSOR
BUTTON
ID_CAMERA_PARAMETERS
SEPARATOR
BUTTON
ID_FILE_PRINT
BUTTON
ID_APP^ABOUT
END

/////////////////////////////////////////////////////////////////////////////

//

// Menu
//

IDR_MAINFRAME MENU PRELOAD DISCARDABLE
BEGIN
POPUP "StFile"
BEGIN
MENUITEM "StNew\CCtrl+N",
MENUITEM “StOpen...\tCtrl+0",
MENUITEM SEPARATOR
MENUITai “Recent File',
MENUITEM SEPARATOR
MENUITEM “E&xit",
END
POPUP “Ca&mera'
BEGIN
MENUITEM “ScLoad Video Processor..
MENUITEI “Camera Parameters...',
END
POPUP “fcView'
BEGIN
MENUITEM “^Toolbar*,
MENUITEM “SStatus Bar',
END
POPUP “StHelp'
BEGIN
MD1UITQI “StAbout Larch ',
END
END

ID_FILE_NEW
ID_FILE_OPEN
ID_FILE_MRU_FILE1, GRAYED
ID_APP_EXIT

ID_CAMERA^_LOADVIDEOPROCESSOR
ID_CAMERA_PARAMETERS

ID_VIEW_TOOLBAR
ID_VIEW_STATUS_BAR

ID_APP^ABOUT

IDR_LARCHTYPE MENU PRELOAD DISCARDABLE
BEGIN
POPUP “StFile'
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BEGIN
MENUITEM *&New\tCtrl+N*,
MENUITEM "&Open \tCtrl+0',
MENUITEM “&Close*,
MENUITEM *&Save\tCtrl+S*,
MENUITEM "Save &As...’,
MENUITEM SEPARATOR
MENUITEM “Recent File’,
MENUITEM SEPARATOR
MENUITEM “E&xit*,
END
POPUP “&Capture*
BEGIN
MENUITEM “&Start Capture*,
MENUITEM "&Stop Capture*,
MENUITEM "&Follow Capture*,
MENUITEM "Capture Parameters...*
END
POPUP “Ca&mera*
BEGIN
MENUITEM ”&Load Video Processor.
MENUITEM "Camera Parameters
END
POPUP "&Edit*
BEGIN
MENUITEM ”&Undo\tCtrl+Z*,
MENUITEM SEPARATOR
MENUITEM "Cu&t\tCtrl+X*,
MENUITEM "&Copy\tCtrl+C*,
MENUITEM “&Paste\tCtrl+V*,
END
POPUP "&View*
BEGIN
MENUITEM ”&Toolbar*,
MENUITEM "SStatus Bar*,
END
POPUP "&Window*
BEGIN
MENUITEM “&New Window*,
MENUITEM "&Cascade*,
MENUITEM “&Tile*,
MENUITEM “&Arrange Icons*,
END
POPUP "&Help*
BEGIN
MENUITH1 "SAbout Larch.
END

ID_FXLE_NEW
ID_FILE_OPEN
ID_FILE_CLOSE
ID_FILE_SAVE
ID_FILE_SAVEJ\S
ID_FILE_MRU_FILE1, GRAYED
ID_APP_EXIT

ID_CAPTURE_START
ID_CAPTUFE_STOP
ID_CAPTURE_SCROLL
ID_CAPTURE_PARAMTERS

ID_CAMERA_LOADVIDEOPROCESSOR
ID_CAMERA_PARAMETERS

ID_EDIT_UNDO
ID_EDIT_CUT
ID_EDIT_COPY
ID_EDIT_PASTE

ID_VIEW_TOOLBAR
ID_VIEW_STATUS_BAR

ID_WINDOW_NEW
ID_WINDOW_CASCADE
ID_WINDOW_TILE_HORZ
ID_WINDOW_ARRANGE

ID_APP_ABOUT

END

111111111111111

mmm1111111111111 miniumm1111111111111111111111111

//
II

Accelerator

//

IDR_MAINFRAME ACCELERATORS PRELOAD MOVEABLE PURE
BEGIN
“C*.
tD_EDIT_COPY,
VTRTKEY, CONTROL. NOINVERT
“N*,
ID_FILE_NEW,
VIRTKEY, CONTROL, NOINVERT
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"0*,
"S*,
"V”,
VK_BACK,
VK_DELETE,
VK_DOWN,
VK_END,
VK_F6,
VK_F6,
VK_HOME,
VK.INSERT,
VK_INSERT,
VK_LEFT,
VK_NEXT,
VK_PRIOR,
VK_RIGHT,
VK_UP,
"X*,
"Z",

ID_FILE_OPEN,
ID_FILE_SAVE,
ID_EDIT_PASTE,
ID_EDIT_UNDO,
ID_EDIT_CUT,
ID_KEY_DOWN,
ID_KEY_END,
ID_NEXT_PANE,
ID_PREV_PANE,
ID_KEY_HOME,
ID_EDIT_COPY,
id_edit _paste .
ID_KEY_LEFT,
ID_KEY_PAGEDOWN,
ID_KEY_PAGEUP,
ID_KEY_RIGHT,
ID_KEY_UP,
ID_EDIT_CUT,
ID_EDIT_UNDO,

VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,
VIRTKEY,

CONTROL, NOINVERT
CONTROL, NOINVERT
CONTROL, NOINVERT
ALT, NOINVERT
SHIFT, NOINVERT
NOINVERT
NOINVERT
NOINVERT
SHIFT, NOINVERT
NOINVERT
CONTROL, NOINVERT
SHIFT, NOINVERT
NOINVERT
NOINVERT
NOINVERT
NOINVERT
NOINVERT
CONTROL, NOINVERT
CONTROL, NOINVERT

END

/////////////////////////////////////////////////////////////////////////////
//

// Dialog
//

IDD_ABOUTBOX DIALOG DISCARDABLE 0, 0, 217, 55
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
CAPTION "About Larch*
FONT 8, "MS Sans Serif*
BEGIN
ICON
IDR_MAINFRAME,IDC_STATIC,11,17,20,20
LTEXT
"Larch Version 1.0*,IDC_STATIC,40,10,119,8,SS_NOPREFIX
LTEXT
"Copyright (C) 1998*,IDC_STATIC,40,25,119,8
DEFPUSHBUTTON
"OK*,IDOK,178,7,32,14,WS_GROUP
END
IDD_PARAMS DIALOGEX 0, 0, 202, 215
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
CAPTION "Capture Parameters"
FONT 8, "MS Sans Serif*
BEGIN
CTEXT
"Title*,IDC_TITLE,5,6,190,8
LTEXT
"Unused*,IDC_TEXTl,15,24,124,8,WS_DISABLED
EDITTEXT
IDC_EDIT1,149,21,36,14,WS_DISABLED
CONTROL
"Spinl*,IDC_SPIN1,*msctls_updown32 *,UDS_SETBUDDYINT |
UDS_ALIGNRIGHT | UDS_AUTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,21,11,14
LTEXT
"Unused*,IDC_TEXT2,15,45,124,8,WS_DISABLED
EDITTEXT
IDC_EDIT2,149,42,36,14,WS_DISABLED
CONTROL
"Spinl*,IDC_SPIN2,*msctls_updown32*,UDS_SETBUDDYINT |
UDS_ALIGNRIGHT | UDSJVUTOBUDDY | UDS^ARROWKEYS |
WS_DISABLED,185,42,11,14,WS_EX_STATICEDGE
LTEXT
"Unused*,IDC_TEXT3,15,56,124,8,WS_DISABLED
EDITTEXT
IDC_EDIT3,149,63,36,14,WS_DISABLED
CONTROL
"Spinl*,IDC_SPIN3,*msctls_updown32* ,UDS_SETBUDDYINT |
nDS.JiLIGMP.IGHT | UDS_AJ?TOBUDDY j UDS_ARRCWKEYS |
WS_DISABLED,185,63,11,14,WS_EX_STATICEDGE
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LTEXT
EDITTEXT
CONTROL

LTEXT
EDITTEXT
CONTROL

LTEXT
EDITTEXT
CONTROL

LTEXT
EDITTEXT
CONTROL

LTEXT
EDITTEXT
CONTROL

DEFPUSHBUTTON
PUSHBUTTON

"Unused',IDC_TEXT4,15,87,124,9,WS_DISABLED
IDC_EDIT4,149,84,36,14,WS_DISABLED
"Spinl',IDC_SPIN4,*msctls_updown32",UDS_SETBUDDYINT
UDSJVLIGNRIGHT | UDS_AUTOBUDDY | UDS_JARROWKEYS |
WS_DISABLED,185,84,11,14,WS_EX_STATICEDGE
"Unused',IDC_TEXT5,15,108,124,8,WS_DISABLED
IDC_EDIT5,149,105,36,14, WSJISABLED
"Spinl',IDC_SPIN5, 'msctls_updown32',UDS_SETBUDDYINT
UDS_ALIGNRIGHT | UDS.JUJTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,105,11,14
"Unused*,IDC_TEXT6,15,129,124,8,WS_DISABLED
IDC_EDIT6,149,126,36,14,WS_DISABLED
"Spinl',IDC_SPIN6,'msctls_updown32’,UDS_SETBUDDYINT
UDSJiLIGNRIGHT | UDSJVUTOBUDDY | UDSJ\RROWKEYS |
WS_DISABLED,185,126,11,14,WS_EX_STATICEDGE
"Unused",IDCJTEXT7,15,150,124,8,WS_DISABLED
IDC_EDIT7,149,146,36,14,WS_DISABLED
"Spinl',IDC_SPIN7,'msctls_updown32',UDS_SETBUDDYINT
UDS^ALIGNRIGHT | UDS_AUTOBUDDY | UDS_ARROWKEYS |
WS_DISABLED,185,146,11,14,WS_EX_STATICEDGE
"Unused’,IDC_TEXT8,15,170,124,8,WS_DISABLED
IDC_EDIT8,149,168,36,14,WS_DISABLED
"Spinl',IDC_SPIN8,'msctls_updown32',UDS_SETBUDDYINT
UDS_ALIGNRIGHT | UDSJVUTOBUDDY | UDS_ARROWKEYS |
WSJ3ISABLED,185,168,11,14,WS_EX_STATICEDGE
"OK*,IDOK,15,192,50,14
"Cancel",IDCANCEL,135,192,50,14

|

|

|

|

|

END
IDD_CAMERA DIALOG DISCARDABLE 0 , 0 , 186, 114
STYLE DS_MODALFRAME | WS_POPUP | WS_CAPTION | WS_SYSMENU
CAPTION "Camera Parameters'
FONT 8, "MS Sans Serif"
BEGIN
EDITTEXT
IDC_EDITGAIN1,132,7,36,14,ES_AUTOHSCROLL
CONTROL
"Spinl',IDC_SPINGAIN1,'msctls_updown32',UDS_SETBUDDYINT |
UDS_ALIGNRIGHT | UDS_AUTOBUDDY | UDS_ARROWKEYS |
UDS_NOTHOUSANDS,168,7,11,14
EDITTEXT
IDC_EDITGAIN2,132,28,36,14,ES_AUTOHSCROLL
CONTROL
"Spinl',IDC_SPINGAIN2,'msctls_updown32',UDS_SETBUDDYINT |
UDS_ALIGNRIGHT | UDS_AUTOBUDDY | UDS_ARROWKEYS |
UDS_NOTHOUSANDS,168,28,11,14
EDITTEXT
IDC_EDITOFFSETl,132,49,36,14,ES_AUTOHSCROLL
CONTROL
'Spinl',IDC_SPINOFFSETl,'msctls_updown32',
UDS_SETBUDDYINT | UDS^ALIGNRIGHT | UDS.AUTOBUDDY |
UDS_ARROWKEYS | UDS_NOTHOUSANDS,168,49,11,14
EDITTEXT
IDC_EDITOFFSET2,132,71,36,14,ES_AUTOHSCROLL
CONTROL
"Spinl',IDC_SPINOFFSET2,'msctls_updown32',
UDS_SETBUDDYTNT | UDS_ALIGNRIGHT | UDS_AUTOBUDDY |
UDS_AEROWKEYS | UDS_NOTHOUSANDS,168,71,11,14
DEFPUSHBUTTON
"OK*,IDOK, 15,92,50,14
PUSHBUTTON
"Cancel',IDCANCEL,117,93,50,14
LTEXT
"Gain Multiplier Channel 1 (xlOO)',IDC_STATICGAIN1,15,10,
114,8
LTEXT
"Gain Multiplier Channel 2 (xlOO)', IDC_STATICGAIN2,15,31,
114,8
LTEXT
"Offset Channel 1 (%)',IDC_STATIC0FFSET1,15,52,114,B
LTEeCT
"Offset Channel 2 (%)',I2C_3TAXICCFF3ET2,15,73,114,8
END
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♦ifndef _MAC
/////////////////////////////////////////////////////////////////////////////
//

// Version
II

VS_VERSION_INFO VERSIONINFO
FILEVERSION 1,0,0,1
PRODUCTVERSION 1,0,0,1
FILEFLAGSMASK 0x3 fL
#ifdef _DEBUG
FILEFLAGS OxlL
♦else
FILEFLAGS OxOL
♦endif
FILEOS 0x4L
FILETYPE OxlL
FILESUBTYPE OxOL
BEGIN
BLOCK “StringFilelnfo”
BEGIN
BLOCK "040904B0*
BEGIN
VALUE "CompanyName”, "\0”
VALUE "FileDescription”, "Larch MFC Applications0”
VALUE "FileVersion', "1, 0, 0, ISO’
VALUE "IntemalName*, "Larch\0*
VALUE "LegalCopyright”, "Copyright (C) 1998\0'
VALUE "LegalTrademarks', “\0*
VALUE "OriginalFilename*, "Larch.EXE\0*
VALUE “ProductName”, "Larch Applications0“
VALUE "ProductVersion*, "1, 0, 0, 1\0*
END
END
BLOCK "VarFilelnfo'
BEGIN
VALUE "Translation”, 0x409, 1200
END
END
♦endif

// !_MAC

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II
II

DESIGNINFO

//

♦ifdef APSTUDIO_INVOKED
GUIDELINES DESIGNINFO DISCARDABLE
BEGIN
IDD_ABOUTBOX, DIALOG
BEGIN
LEFTMARGIN, 7
RIGHTMARGIN, 210
TGrKAHGIN, 7
BOTTOMMARGIN, 48
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E31D
IDD_PARAMS, DIALOG
BEGIN
LEFTMARGIN, 7
RIGHTMARGIN, 196
TOPMARGIN, 5
BOTTOMMARGIN, 206
END
IDD_CAMERA, DIALOG
BEGIN
LEFTMARGIN, 7
RIGHTMARGIN, 179
TOPMARGIN, 7
BOTTOMMARGIN, 107
END
END
#endif

II

APSTUDIO_INVOKED

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II
II

String Table

II

STRINGTABLE PRELOAD DISCARDABLE
BEGIN
IDR_MAINFRAME
“Larch'
IDR_LARCHTYPE
"\nLarch\nLarch\nLarch Files
(*.cpt) \n.cpt\nLarch.Docunient\nLarch Document’
ID_STATUS_CAPTURE
“CAPTURE'
ID_STATUS_VALUE
“000'
END
STRINGTABLE PRELOAD DISCARDABLE
BEGIN
AFX_IDS_APP_TITLE
'Larch'
AFX_IDS_IDLEMESSAGE
‘Ready'
END
STRINGTABLE DISCARDABLE
BEGIN
ID_INDICATOR_EXT
ID_INDICATOR_CAPS
ID_INDICATOR_NUM
ID_INDICATOR_SCRL
ID_INDICATOR_OVR
ID_INDICATOR_REC
END
STRINGTABLE DISCARDABLE
BEGIN
ID_FILE_NEW
ID_FILE_OPEN
ID_FILE_CLOSE
ID_FILE_SAVE
> hL'Cf -i'nvbjit)
END
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"EXT'
“CAP'
"NUM'
"SCRL‘
"OVR'
“REC*

“Create a new document\nNew*
"Open an existing document\nOpen*
"Close the active document\nClose'
"Save the active document\nSave'
"Save the active document with a new nsmeNnSave As
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STRINGTABLE DISCARDABLE
BEGIN
ID_APP_ABOUT
copyrightXnAbout"
ID_APP_EXIT
documentsXnExit'
END
STRINGTABLE DISCARDABLE
BEGIN
ID_FILE_MRU_FILE1
ID_FILE_MRU_FILE2
ID_FILE_MRU_FILE3
ID_FILE_MRU_FILE4
ID_FILE_MRU_FILE5
ID_FILE_MRU_FILE6
ID_FILE_MRU_FILE7
ID_FILE_MRU_FILE8
ID_FILE_MRU_FILE9
ID_FILE_MRU_FILE10
ID_FILE_MRU_FILE11
ID_FILE_MRU_FILE12
ID_FILE_MRU_FILE13
ID_FILE_MRU_FILE14
ID_FILE_MRU_FILE15
ID_FILE_MRU_FILE16
END
STRINGTABLE DISCARDABLE
BEGIN
ID_NEXT_PANE
ID_PREV_PANE
Pane*
END
STRINGTABLE DISCARDABLE
BEGIN
ID_WINDOW_NEW
Window"
ID_WINDOW_ARRANGE
Icons"
ID_WINDOW_CASCADE
ID_WINDOW_TILE_HORZ
Windows'
ID_WINDOW_TILE_VERT
Windows'
ID_WINDOW_SPLIT
END
STRINGTABLE DISCARDABLE
BEGIN
ID_EDIT_CLEAR
ID_EDIT_CLEAR_ALL
ID_EDIT_COPY
ID_EDIT_CTJT
ID_EDIT_FIND
ID_EDIT_PASTE
ID_EDIT_REPEAT

Second Generation System Software Code

’Display program information, version number and
’Quit the application; prompts to save

"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open
"Open

this
this
this
this
this
this
this
this
this
this
this
this
this
this
this
this

document'
document'
document'
document'
document'
document'
document'
document1
document1
document1
document1
document1
document
document1
document1
document'

"Switch to the next window paneXnNext Pane"
’Switch back to the previous window paneXnPrevious

"Open another window for the active document\nNew
"Arrange icons at the bottom of the windowXnArrange
"Arrange windows so they overlapXnCascade Windows"
"Arrange windows as non-overlapping tilesXnTile
"Arrange windows as non-overlapping tiles\nTile
"Split the active window into panes\nSplit'

"Erase the selectionXnErase'
"Erase everythingXnErase All*
"Copy the selection and put it on the ClipboardXnCopy*
"Cut the selection and put it on the ClipboardXnCut'
"Find the specified textXnFind*
"Insert Clipboard contentsXnFaste"
"Repeat the last actionXnRepeat"
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ID_EDIT_REPLACE
ID_EDIT_SELECT_ALL
ID_EDIT_UNDO
IDEDIT REDO

'Replace specific text with different text\nReplace*
"Select the entire document\nSelect All*
“Undo the last action\nUndo*
"Redo the previously undone action\nRedo”

END
STRINGTABLE DISCARDABLE
BEGIN
ID_VIEW_TOOLBAR
ID_VIEW_STATUS_BAR
END
STRINGTABLE DISCARDABLE
BEGIN
AFX_IDS. .SCSIZE
AFX_IDS .SCMOVE
AFX_IDS. .SCMINIMIZE
AFX_IDS. .SCMAXUGZE
AFX_IDS. .SCNEXTWINDCW
AFX_IDS. .SCPREVWINDCW
AFX_IDS. SCCLOSE
documents”
END
STRINGTABLE DISCARDABLE
BEGIN
AFX_IDS_SCRESTORE
AFX_IDS_SCTASKLIST
AFX_IDS_MDICHILD
END
STRINGTABLE DISCARDABLE
BEGIN
ID_CAPTURE_START
ID_CAPTURE_STOP
ID_CAPTURE_SCROLL
Capture”
ID_CAPTURE_PARAMTERS
END

"Show or hide the toolbar\nToggle ToolBar'
'Show or hide the status bar\nToggle StatusBar*

"Change the window size”
"Change the window position”
"Reduce the window to an icon”
"Enlarge the window to full size”
"Switch to the next document window”
"Switch to the previous document window”
"Close the active window and prompts to save the

"Restore the window to normal size”
"Activate Task List”
"Activate this window”

"Start capturing data\nStart Capture*
"Stop capturing data\nStop Capture”
"Scroll image to the most recent dataNnFollow
"Sets the Capturing Paramters.\nCapture Parameters”

STRINGTABLE DISCARDABLE
BEGIN
ID_CAMERA_LOADVTDEOPROCESSOR
"Loads a new Video Processor\nLoad Video Processor.
ID_CAMERA_PARAMETERS
"Set Camera Parameters...\nCamera Parameters”
END
#endif

II

English (U.S.) resources

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

♦ifndef APSTUDIO_INVOKED
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l / l l l l l l l l l l l l l l l l l l l l l l l l l l l l

//

// Generated from the TEXTINCLUDE 3 resource.
//

•define
PLITTER_RESCURCES
♦define ^AFX_NO_OLE_RESOURCES
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♦define _AFX_NO_TRACKEI^.RESOCJRCES
♦define _AFX_N0_PR0PERTY_RES0URCES
♦if !defined (AFX_RESOURCE_DLL) || defined (AFX_TARG_ENU)
♦ifdef _WIN32
LANGUAGE 9, 1
♦pragma code_page(1252)
♦endif
♦include “res\Larch.rc2” // non-Microsoft Visual C++ edited resources
♦include “afxres.rc*
I I Standard components
♦endif
/////////////////////////////////////////////////////////////////////////////

♦endif

D.5.4

// not APSTUDIO_INVOKED

MFC Files

D.5.4.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but
//
are changed infrequently
//

♦if Idefined(AFX_STDAFX_H_762CC6B4_27B4_11D2JU1D_0000C0059AB9_INCLUDED_)
♦define AFX_STDAFX_H 762CC6B4_27B4_l 1D2_A11D_0000C0059AB9 INCLUDED.
♦if _MSC_VER >= 1000
♦pragma once
♦endif // _MSC_VER >= 1000
♦define VC_EXTRALEAN// Exclude rarely-used stuff from Windows headers
♦include <afxwin.h>
I I MFC core and standard components
♦include <afxext.h>
// MFC extensions
♦include <afxmt.h>
I I MFC thread extensions
♦ifndef _AFX_NO_AFXCMN_SUPPORT
♦include <afxcmn.h>// MFC support for Windows Common Controls
♦endif // _AFX_NO_AFXCMN_SUPPORT

//CCAFX_INSERT_UXATION}}
I I Microsoft Developer Studio will insert additional declarations imnediately
before the previous line.
♦endif //
!defined (AFX_STDAFX_H_762CC6B4_27B4_11D2_A11D_0000C0059AB9

INCLUDED.)

DJ.4.2 StdAfx.cpp
stdafx.cpp : source file that includes just the standard includes
// Larch.pch will be the pre-compiled header
II
stdafx.obj will contain the pre-coiqpiled type information
II

♦include "stdafx.h*
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D.5.5 CLarchApp: CWinApp Class
D.5.5.1 Larch.h
// Larch.h : main header file for the LARCH application
II

#if !defined(AFX_LARCH_H_762CC6B2_27B4_11D2JU.1D_0000C0059AB9 INCLUDED.)
♦define AFX_LARCH_H_762CC6B2_27B4_11D2_A11D_0000C0059AB9 INCLUDED.
#if _NSC_VER >= 1000
♦pragma once
♦endif I I JISC.VER >= 1000
♦ifndef _AFXWIN_H_
♦error include 'stdafx.h' before including this file for PCH
♦endif
♦include "resource.h'
// main symbols
♦include "Camlnt.h*// Added by ClassView
/////////////////////////////////////////////////////////////////////////////

// CLarchApp:
// See Larch.cpp for the implementation of this class
//

class CLarchApp : public CWinApp
{
public:
void UpdateAllO ;
void StatusBarCapture(BOOL on);
void StatusBarGrayValuelint value);
void StatusBarText(LPSTR text);
public:
void RemoveCaptureMessages();
CCamlnt "Camera;
CLarchApp();

// Overrides
// ClassWizard generated virtual function overrides
//C{AFX.VIRTUAL(CLarchApp)
public:
virtual BOOL Initlnstance();
virtual int Exitlnstance();
virtual int Run();
//}}AFX.VIRTUAL
II

Implementation
//((AFX_MSG(CLarchApp)
afx_msg void OnAppAbout();
// NOTE - the ClassWizard will add and remove member functions here.
//
DO NOT EDIT what you see in these blocks of generated code !
//HAFJU1SG
DECLAREJIESSAGE_MAP()

};
extern CLarchApp theApp;
♦define WM_1394RESET WNJJSER
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♦define WM.CAMERASIG1 WM.USER+1
/////////////////////////////////////////////////////////////////////////////

//{(AFX_INSERT_LOCATION}}
// Microsoft Developer Studio will insert additional declarations inmediately
before the previous line.
♦endif

II

!defined(AFX_LARCH_H_762CC6B2_27B4_llD2_AllD_0000C0059AB9_INCLUDED_)

D.5.5.2 Larch.cpp
// Larch.cpp : Defines the class behaviors for the application.
//

♦include "stdafx.h*
♦include “Larch.h*
♦include
♦include
♦include
♦include
♦include
♦include

"Image.h’
"Imageline.h*
"MainFrm.h*
"ChildFrm.h*
"LarchCptDoc.h*
"LarchCptView.h*

♦ifdef .DEBUG
♦define new DEBUG.NEW
♦undef THIS.FILE
static char THIS_FILE[] = _FILE_;
♦endif
/////////////////////////////////////////////////////////////////////////////

// CLarchApp
BEGIN_MESSAGE_MAP (CLarchApp, CWinApp)
//{(AFXJtSG_MAP (CLarchApp)
ON.COMMANDUDJVPP^ABOUT, OnAppAbout)
// NOTE - the ClassWizard will add and remove mapping macros here.
//
DO NOT EDIT what you see in these blocks of generated code!
//}}AFX_MSG_MAP
// Standard file based document conmands
ON.COMMAND(ID_FILE_NEW, CWinApp: :OnFileNew)
ON_COMMAND (ID_FILE_OPEN, CWinApp::OnFileOpen)
END_MESSAGE_MAP()
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

CLarchApp construction

CLarchApp::CLarchApp()
C
// TODO: add construction code here,
I I Place all significant initialization in Initlnstance
}
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

The one and only CLarchApp object

CLarchApp theApp;
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m

iiiiiiiiiiiiiiiiiiiii

II

CLarchApp initialization

in i l l i n i u m m i n i u m u n iiiiiiiiiiiiiiiiiiiiii

BOOL CLarchApp::Initlnstance()
(
// Standard initialization
// I£ you are not using these features and wish to reduce the size
// of your final executable, you should remove from the following
II
the specific initialization routines you do not need.
#ifdef _AFXDLL
Enable3dControls();// Call this when using MFC in a shared DLL
#else
Enable3dControlsStatic();// Call this when linking to MFC statically
#endif
// Change the registry key under which our settings are stored.
// You should modify this string to be something appropriate
// such as the name of your company or organization.
SetRegistryKey(_T("UofW-DALSA”));
LoadStdProfileSettingsO ; // Load standard INI file options (including MRU)
Register the application's document templates. Document templates
// serve as the connection between documents, frame windows and views.
II

CMultiDocTemplate* pDocTemplate;
pDocTemplate = new CMultiDocTemplate(
IDR_LARCHTYPE,
RUNTIME_CLASS(CLarchCptDoc),
RUNTIME_CLASS(CChildFrame), // custom MDI child frame
RUNTIME_CLASS(CLarchCptView));

AddDocTemplate(pDocTemplate);
// create main MDI Frame window
CMainFrame' pMainFrame = new CMainFrame;
if (!pMainFrame->LoadFrame(IDR_MAINFRAME))
return FALSE;
m_pMainWnd = pMainFrame,// Enable drag/drop open
m_pMainWhd->DragAcceptFiles (),// Enable DDE Execute open
EnableShellOpen();
RegisterShellFileTypes(TRUE);
Camera = new CCamlnt;
// The main window has been initialized, so show and update it.
pMainFrame->ShowWindow(m_nCmdShow) ;
pMainFrame->UpdateWindow() ;
// Parse conmand line for standard shell commands, DDE, file open
CConmandLinelnfo cmdlnfo;
ParseCortmandLine (cmdlnfo);
n Dispatch comnanas specified on the comnand line
if (!ProcessShellCommand(cmdlnfo))
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return FALSE;
return TRUE;
}
/////////////////////////////////////////////////////////////////////////////

// CAboutDlg dialog used for App About
class CAboutDlg : public CDialog
{

public:
CAboutDlg();
// Dialog Data
//{(AFX_DATA (CAboutDlg)
enum { IDD = IDDJiBOUTBOX };
//}}AFX_DATA
// ClassWizard generated virtual function overrides
//C(AFX_VIRTUAL(CAboutDlg)
protected:
virtual void DoDataExchange(CDataExchange' pDX);
// DDX/DDV support
//}}AFX_VIRTUAL
// Implementation
protected:
//({AFX_MSG(CAboutDlg)
//No message handlers
//}}AFX_MSG
DECLARE_MESSAGE_MAP()
};
CAboutDlg::CAboutDlg() : CDialog(CAboutDlg::IDD)
{
//C{AFX_DATA_INIT(CAboutDlg)
//))AFX_DATAl_INIT
}
void CAboutDlg: :DoDataExchange(CDataExchange* pDX)
C
CDialog::DoDataExchange(pDX);
//{(AFX_DATA_MAP(CAboutDlg)
//})AFX_DATA_MAP

BEGIN_MESSAGE_MAP(CAboutDlg, CDialog)
//((AFX_MSG_MAP(CAboutDlg)
//No message handlers
//}}AFX_MSG_MAP
END_MESSAGE_MAP()
// App conmand to run the dialog
void CLcirchApp: :OnAppAbout()
{

CAboutDlg aboutDlg;
aboutDlg.DoModal();
}

iiiiiiniiiiiiinniiii/iiiiiiiiiiii/miiiiiuiimiiimmiiiiiiiiiimiii
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// CLarchApp commands
int CLarchApp::Exitlnstance()
{

// TODO: Add your specialized code here and/or call the base class
delete Camera;
return CWinApp::ExitInstance();
}
/* Update status bar message */
void CLarchApp::StatusBarText(LPSTR text)
C
CMainFrame *wnd = (CMainFrame*)m_pMainWnd;
wnd->StatusBarText(text);
UpdateAll();
}

/* Update gray value indicator */
void CLarchApp::StatusBarGrayValue(int value)
{
CMainFrame *wnd = (CMainFrame*)m_pMainWnd,•
wnd->StatusBarGrayValue(value);
)
/* Update CAPTURE indicator */
void CLarchApp::StatusBarCapture(BOOL on)
(
CMainFrame *wnd = (CMainFrame*)m_pMainWhd;
wnd->StatusBarCapture(on);
)
/* Update parent window */
void CLarchApp::UpdateAll()
{
m_pMainWnd->UpdateWindow();
)
/* New Run member to stop capture if incoming data is too much */
#ifdef WIN32
int CLarchApp::Runt)
{
// TODO: Add your specialized code here and/or call the base class
if (m_pMainWnd == NULL && AfxOleGetUserCtrl())
{
// Not launched /anbedding or /Automation, but has no main window!
TRACEOt"Warning: m_pMainWnd is NULL in CWinApp::Run - quitting
application.\n');
AfxPostQuitMessage(O);
}
ASSERT_VALID(this);
// for tracking the idle time state
BOOL bldle = TRUE;

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

479

University o f Windsor

LONG lldleCount = 0;
LONG CaptureCount = 0;
acquire and dispatch messages until a WM_QUIT message is received,
for (;;)
{
// phasel: check to see if we can do idle work
while (bldle &&
!: :PeekMessage(&nunsgCur, NULL, NULL, NULL, PMJJOREMOVE))
{
// call Onldle while in bldle state
if (!Onldle{lldleCount++))
bldle = FALSE; // assume "no idle' state

II

}

CaptureCount = 0;
// phase2: pump messages while available
do
C
if
(::PeekMessage(taunsgCur,NULL,WM_CAMERASIG1,WK_CAMERASIG1+1,PM_REHOVE)==TRUE)
{

//

TRACEO(*1*);

if (m_msgCur,message==WM_CAMERASIGl) Camera>Sigl( (BYTE’)m_msgCur.wParam, (EWORD)irunsgCur.lParam) ;
else
{
// pump message, but quit on WM_QUIT
return ExitlnstanceO;
}
CaptureCount++;
/* If more than 20 messages came in without any other messages, */
/* stop the capture. Chances are no other messages are being */
/* processed, including repaints and button processes. */
if (CaptureCount > 20) theApp.Camera->StopCaptureNow();
}
else
{
//
TRACEO(“O');
CaptureCount = 0;
// pump message, but quit on WM_QUIT
if (!PumpMessage())
return Exitlnstance();
// reset "no idle' state after pumping "normal' message
if (IsIdleMessaget&mjnsgCur))
{
bldle = TRUE;
lldleCount = 0;
}
)
} while (::PeekMessage(&nunsgCur, NULL, NULL, NULL, PK_NOR£MOVE));
}
ASSERT(FALSEi; // not reachable
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}
♦endif
/* Remove messages from camera since the pointers can be invalid */
void CLarchApp::RemoveCaptureMessages()
{
int count=0;
while
(PeekMessage (SnunsgCur,NULL,WM_CAMERASIG1,WK_CAMERASIG1+1,FM_REMOVE) ==TRUE)
{
count++;
}
TRACE1(“Messages removed: %d\n’,count);
return;
)

D.5.6

CM ainFrame Class

D.5.6.1 M ainFrm .h
// MainFrm.h : interface of the CMainFrame class
II

/////////I I I /////////////////////////////////////////////////////////////////
#if !defined(AFX_MAINFRM_H 762CC6B6_27B4_11D2^A11D_0000C0059AB9 INCLUDED.)
♦define AFX_MAINFRM_H 762CC6B6_27B4_11D2_A11D_OOOOCOOS9AB9_INCLUDED_
♦if _MSC_VER >= 1000
♦pragma once
♦endif // _MSC_VER >= 1000
class CMainFrame : public CMDIFrameWnd
C
DECLARE.DYNAMIC(CMainFrame)
public:
void StatusBarCapture(BCOL on);
void StatusBarGrayValuetint value);
void StatusBarText(LPSTR text);
CMainFrame ();
// Attributes
public:
I I Operations
public:

// Overrides
I I ClassWizard generated virtual function overrides
//C(AFX.VIRTUAL (CMainFrame)
virtual BOOL PreCreateWindow(CREATESTRUCTSt cs) ;
//}}AFX_VIRTUAL
// Implementation
public:
LRESULT OnCameraSigl(WPARAM wParam, LPARAM IParam) ;
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LRESULT OnBusReset (WPARAM wParam, LPARAM lParam) ;
virtual -CMainFrame () ;
♦ifdef _DEBUG

virtual void AssertValid() const;
virtual void Dump (CDumpContextfc dc) const;
#endif
protected: // control bar embedded members
CStatusBar m_wndStatusBar;
CToolBar
m_wndToolBar;
I I Generated message map functions
protected:
//{{AFXJ1SG (CMainFrame)
afxjnsg int OnCreate(LPCREATESTRUCT lpCreateStruct);
afx_msg void OnCameraLoadvideoprocessor();
afx_msg void OnCameraParameters();
afx_msg void OnUpdateCameraParameters(CCmdUI* pCmdUI);
afxjnsg void OnUpdateCameraLoadvideoprocessor(CCmdUI* pCmdUI);
//}}AFX_HSG
DECLAREJfESSAGEJMAP ()
};

/////////////////////////////////////////////////////////////////////////////
//{{AFX_INSERT_LOCATION}}

// Microsoft Developer Studio will insert additional declarations imnediately
before the previous line.
#endif //
!defined (AFX_MAINFRM_H_762CC6B6_27B4_11D2_A11D_0 000C0059AB9

INCLUDED.)

D.5.6.2 M ainFrm .cpp
// MainFrm.cpp : implementation of the CMainFrame class
//
♦include "stdafx.h'
♦include "Larch.h”
♦include "MainFrm.h*
♦ifdef .DEBUG
♦define new DEBUG.NBf
♦undef THIS.FILE
static char THIS.FILE [] =
♦endif

FILE_;

l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

CMainFrame

IMPLEMEOT.DYNAMIC (CMainFrame, CMDIFrameWnd)
BEGIN.MESSAGEJ1AP (CMainFrame, CMDIFrameWnd)
//{{AFX_MSG_MAP (CMainFrame)
ON_WM_CREATE()
ON.COMMAND(ID.CAMERA.LCADVIDEOPROCESSOR, OnCameraLoadvideoprocessor)
ON.CCWMAND(ID_CAMERA_PARAMETERS, OnCameraParameters)
ON.UPDATE.COMMAND.UI(ID_CAMERA_PARAMETERS, OnUpdateCameraParameters)
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ON_UPDATE_COMMAND_UI (ID_CAMERA_LOADVTCDEOPROCESSOR,
OnUpdateCameraLoadvideoprocessor)
//}}AFX_MSG_MAP
/* New messages £or application to process bus reset and incoming data £rom 1394
*/
ON_MESSAGE (WM_1394RESET, OnBusReset)
ON_MESSAGE(WM.CAMERASIG1, OnCameraSigl)
END_MESSAGE_MAP()
static UINT indicators!] =
{
ID_SEPARATOR,
// status line indicators
ID_STATUS_VALUE,
ID_STATUS_CAPTURE
};
/////////////////////////////////////////////////////////////////////////////
// CMainFrame construction/destruction
CMainFrame::CMainFrame ()
C
// TODO: add member initialization code here

CMainFrame::-CMainFrame()
(
}
int CMainFrame::OnCreate(LPCREATESTRUCT lpCreateStruct)
C
/* Create MDI parent window */
if (CMDIFrameWnd::OnCreate(lpCreateStruct) == -1)
return -1;
/* Create toolbar */
if (!m_wndToolBar.Create(this) ||
!m_wndToolBar.LoadToolBar(IDR_MAINFRAME))
{
TRACEO(“Failed to create toolbar\n' ) ;
return -1;
// £ail to create
)
/* Create Status bar */
if (!m_wndStatusBar.Create(this) ||
!mjwndStatusBar.Setlndicators(indicators,
sizeof(indicators)/sizeof(UIOT)))
{
TRACEO("Failed to create status bar\n*);
return -1;
// fail to create
}
I I TODO: Remove this if you don't want tool tips or a resizeable toolbar
m_wndToolBar.SetBarStyle(m_wndToolBar.GetBarStyle() |
CBRS_TOOLTIPS | CBRS_FLYBY | CBRS_SIZE_DYNAMIC);

// TODO: Delete these three lines if you don't want the toolbar to
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II
be dockable
m_wndToolBar.EnableDocking(CBRS_ALIGN_ANY);
EnableDocking (CBRS_ALIGN_JMJY) ;
DockControIBar (&m_wndTooIBar);

int width;
UINT dumny;
mjwndStatusBar.GetPanelnfo ( m_wndStatusBar.CommandToIndex (ID_STATUS_VALUE),
dummy, dumny, width) ;
m_wndStatusBar.SetPane!nfo( m_wndStatusBar.CommandToIndex(ID_STATUS_VALUE),
ID_STATUS_VALUE, SBPS_N0RMAL, width+2);
// m_wndStatusBar.SetPaneText( m_wndStatusBar. CommandToIndex (ID_STATUS_VALUE),
"0”, TRUE);
I * Turn off Capture indicator */
StatusBarCapture(FALSE);
/* Disable gray value output */
StatusBarGrayValue(-l);

return 0;
)
/* Add options to main window before MFC creation of it */
BOOL CMainFrame: :PreCreateWindow(CREATESTFUCT& cs)
C
// TODO: Modify the Window class or styles here by modifying
// the CREATESTRUCT cs
/* add horizontal and vertical scrolling bars to window */
CS.Style|=WS_HSCROLL| WS_VSCROLL;
return CMDIFrameWnd::PreCreateWindow(cs);
}
/////////////////////////////////////////////////////////////////////////////
I I CMainFrame diagnostics
#ifdef _DEBUG
void CMainFrame::AssertValid() const
{
CMDIFrameWnd::AssertValid() ;
)
void CMainFrame::Dump(CDumpContextSt dc) const
C
CMDIFrameWnd: :Dump(dc) ;
)
#endif //_DEBUG
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

CMainFrame message handlers

I * Set the text on the status bar */
void CMainFrame::StatusBarText(LPSTR text)
{
i i
ny_wndStacusBar.SetWindowText (text) ;
m_wndStatusBar.SetPaneText(0,text,TRUE);

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

484

University o f Windsor

mjwndS tatusBar.UpdateWindow () ;

}
/* Update gray value display on status bar */
void CMainFrame::StatusBarGrayValue (int value)

{
if (value<0 || value > 255)
{
/* if gray value is not valid, disable display on status bar */
m_wndStatusBar.SetPaneStyle(
m_wndStatusBar.ComnandToIndex (ID_STATUS_VALUE), SBPS_DISABLED);

)
else

{
/* gray value is valid, enable display and show the value */
char string[5],
_itoa(value,string,10);
m_wndStatusBar.SetPaneText(
m_wndStatusBar.CommandToIndex(ID_STATUS_VALUE) , string, TRUE);

m_wndStatusBar.SetPaneStyle(
m_wndStatusBar.CommandToIndex(ID_STATUS_VALUE), SBPS_NORMAL) ;
}

/* Update the capture status on the status bar */
void CMainFrame::StatusBarCapture(BOOL on)
{

if (on==TRUE)

{
/* If on enable the area */
m_wndStatusBar.SetPaneStyle(
m_wndStatusBar.CommandToIndex(ID_STATUS_CAPTURE), SBPS_NORMAL);

)
else

C
/* If off, disable it, gray it out */
m_wndStatusBar.SetPaneStyle(
m_wndStatusBar.CommandToIndex(ID_STATUS_CAPTURE), SBPS_DISABLED) ;
}

/* Handle 1394 BUS RESET message */
LRESULT CMainFrame: :OnBusReset(WPARAM wParam, LPARAM lParam)
{
TRACEO("BUS RESET! !!\n') ,/* Call camera class to handle bus reset */
theApp.Camera->BusReset( ) ;
return TRUE;
}
/* Handle incoming data message */
LRESULT CMainFrame::OnCameraSigl (WPARAM wParam, LPARAM lParam)

(
// TRACEO("CAMERASIG1!!!\n*);
/* Call camera class to handle incoming data * /
theApp .Camera->Sigl ((BYTE*)wPsuram, (DWORD) lParam) ;
return TRUE;
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}
/* Load a new video module (from menu) */
void CMainFrame::OnCameraLoadvideoprocessor()
// TODO: Add your command handler code here
theApp.Camera->LoadProcessor();
}
/* Set camera parameters (from menu) */
void CMainFrame::OnCameraParameters()
{

// TODO: Add your command handler code here
theApp.Camera->SetParams();
}
/* Always enable video module loader option ’/
void CMainFrame::OnUpdateCameraParameters(CCmdUI* pCmdUI)
(

// TODO: Add your conroand update UI handler code here
pCmdUI->Enable(TRUE);
}
/* Always enable camera preferences option */
void CMainFrame::CnUpdateCameraLoadvideoprocessor(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here
pCmdUI->Enable(TRUE);
}

D.5.7

CChildFrame Class

D.S.7.1 ChildFrm.h
// ChildFrm.h : interface of the CChildFrame class
//
/////////////////////////////////////////////////////////////////////////////

#if !defined(AFX_CHILDFRM_H_762CC6B8_27B4_llD2_AHD_00O0C0059AB9 INCLUDED.)
#define AFX_CHILDFRM_H_762CC6B8_27B4_11D2_A11D_0000C0059AB9 INCLUDED.
#if .MSC.VER >= 1000
tpragma once
iendif // .MSC.VER >= 1000
class CChildFrame : public CMDIChildWnd
C
DECLARE.DYNCREATE(CChildFrame)
public:
CChildFrame();
I I Attributes
public:

// Operations
public t
// Overrides
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// ClassWizard generated virtual function overrides
//{(AFX_VIRTUAL(CChildFrame)
virtual BOOL PreCreateWindow(CREATESTRUCT& cs);
//}}AFX_VIRTUAL
I I Implementation
public:
virtual -CChildFrame();
tifdef _DEBUG
virtual void AssertValidt) const;
virtual void Dump(CDumpContextfc dc) const;
#endif

// Generated message map functions
protected:
//{(AFXJMSG(CChildFrame)
/ / ) } AFXJMSG
DECLARE_MESSAGE_MAP ()

);
/////////////////////////////////////////////////////////////////////////////

//({AFX_INSERT_LOCATION)}
// Microsoft Developer Studio will insert additional declarations immediately
before the previous line.
Dendif //
!defined (AFX_CHILDFFM_H 762CC6B8_27B4_11D2JU.1D_0000C0059AB9

INCLUDEDJ

D.5.7.2 ChildFrm .cpp
// ChildFrm.cpp : implementation of the CChildFrame class
II

Itinclude “stdafx.h”
Itinclude "Lcirch.h'
Itinclude "ChildFrm.h'
#ifdef _DEBUG
♦define new DEBUG_NEW
Itundef THIS_FILE
static char THIS_FILE[] = _FILE_;
♦endif
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

CChildFrame

IMPLEMEMr_DYNCREATE(CChildFrame, CMDIChildWnd)
BBGIN_MESSAGE_MAP(CChildFrame, CMDIChildWnd)
//((AFX_MSG_MAP(CChildFrame)
//}}AFX_MSG_MAP
END_MESSAGE_MAP()
I l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l U l l t l l l l l l l

// CChildFrame construction/destruction
CChildFrame::CChildFrame()
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{
// TODO: add member initialization code here
}

CChildFrame::-CChildFrame ()
{
}
BOOL CChildFrame::PreCreateWindow(CREATESTRUCT& cs)

t

// TODO: Modify the Window class or styles here by modifying
// the CREATESTRUCT cs
return CMDIChildWhd::PreCreateWindow(cs);

)
/////////////////////////////////////////////////////////////////////////////

// CChildFrame diagnostics
#ifdef _DEBUG
void CChildFrame::AssertValid() const
{
CMDIChildWnd::AssertValid();
}
void CChildFrame::Dump(CDumpContextSc dc) const
{
CMDIChildWnd: :Dump(dc) ;
}
♦endif //.DEBUG
/////////////////////////////////////////////////////////////////////////////

// CChildFrame message handlers

D.5.8

CLarchCptView Class

D.5.8.1 LarchCptView.li
// LarchCptView.h : interface of the CLarchCptView class
II
/////////////////////////////////////////////////////////////////////////////

#if
!defined (AFX_LARCHCPTVIEW_H_7 62CC6BC_27B4_11D2.A11D_000OCQ059AB9 INCLUDED.)
♦define AFX.LARCHCPTVIEW_H_762CC6BC_27B4.11D2_A11D_OOOOCOOS9AB9 INCLUDED.
♦include "LarchCptDoc.h'// Added by ClassView
♦if JMSC.VER >= 1000
♦pragma once
♦endif I I .MSC.VER >= 1000
class CLarchCptView : public CScrollView
C
jjrotsctsdr ! ! crsats froni sssrislizsition only
CLarchCptView 0 ;
DECLARE.DVNCREATE (CLarchCptView)
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// Attributes
public:
CLarchCptDoc* GetDocument();
// Operations
public:
// Overrides
// ClassWizard generated virtual function overrides
//{{AFX_VIRTUAL(CLarchCptView)
public:
virtual void OnDrawtCDC* pDC); // overridden to draw this view
virtual BOOL PreCreateWindow (CREATESTRUCTS. cs);
virtual void OnlnitialUpdate();
protected:
virtual void OnUpdate(CView* pSender, LPARAM IHint, CObject* pHint);
//}}AFX_VIRTUAL
// Implementation
public:
void MoveToBottomtint start, int end);
virtual -CLarchCptViewO ;
#ifdef _DEBUG
virtual void AssertValid() const;
virtual void Dump (CDumpContextSc dc) const;
lendif
protected:
// Generated message map functions
protected:
//{(AFX_MSG(CLarchCptView)
afx_msg BOOL OnEraseBkgnd(CDC* pDC);
afx_msg void OnMouseMove(UINT nFlags, CPoint point);
afx_msg void OnSetFocus(CWhd* pOldWhd);
afx_msg void OnCaptureScroll();
afx_msg void OnUpdateCaptureScroll(CCmdUI* pCmdUI);
afx_msg void OnCaptureStart();
afx_msg void CnUpdateCaptureStart(CCmdUI* pCmdUI);
afx_msg void OnCaptureStop();
afx_msg void OnUpdateCaptureStop(CCmdUI* pCmdUI);
afx_msg void OnUpdateFilePrint(CCmdUI* pCmdUI);
afx_msg void OnKeyDown();
afx_msg void OnKeyEnd();
afxjnsg void OnKeyHome () ;
afx_msg void OnKeyLeftt);
afx_msg void OnKeyPagedownO ;
afx_msg void OnKeyPageup();
afx_msg void OnKeyRight();
afx_msg void OnKeyUp();
afx_msg void OnCaptureParamters();
afx_msg void OnUpdateCaptureParamters(CCmdUI* pCmdUI);
afx_msg void OnCameraLoadvideoprocessor();
afx_msg void OnCameraParameters();
afx_msg void OnUpdateCameraParameters(CCmdUI* pCmdUI);
afx_msg void OnEditCopyO ;
a£x_msg void OnupdateEaitCopy(CCmdUI* pCmdUI);
afx_msg void OnSizetUIOT nType, int cx, int cy) ;
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//}}AFX_MSG
DECLARE_MESSAGE_MAP ()
private:
BOOL m.repaint;
BOOL mjnovetobottom;
};

♦ifndef _DEBUG I I debug version in LarchCptView.cpp
inline CLarchCptDoc* CLarchCptView::GetDocument()
{ return (CLarchCptDoc*)m_pDocument; )
♦endif
m
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//{{AFX_INSERT_LOCATION}}
// Microsoft Developer Studio will insert additional declarations inmediately
before the previous line.
♦endif I I
!defined(AFX_LARCHCPTVIEW_H_762CC6BC_27B4_llD2_AllD_0000C0059AB9_INCLUDED_)

D.5.8.2 LarchCptView.cpp
// LarchCptView.cpp : implementation of the CLarchCptView class
11

♦include
♦include
♦include
♦include
♦include
♦include

"stdafx.h"
"Larch.h'
*Image.h’
"Imageline.h*
"LarchCptDoc.h'
"LarchCptView.h"

♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS.FILE
static char THIS.FILE [] = _FILE_;
♦endif
m

m

U

CLarchCptView

m

m

m

u

m

u

n

u

m

u

m

m

u

u

u

u

u

u

u

u

u

u

m

m

u

n

u

u

m

m

IMPLEMEOT.DVNCREATE(CLarchCptView, CScrollView)
BEGIN.MESSAGE.MAP (CLarchCptView, CScrollView)
//{(AFX_MSG_MAP(CLarchCptView)
ON.WM.ERASEBKOID ()
ON.WM.MOUSEMOVE()
ON.WM.SETFOCUS()
ON.CCMMAND(ID.CAPTURE.SCROLL, OnCaptureScroll)
ON.UPDATE.COMMAND.UI (ID.CAPTURE.SCROLL, OnUpdateCaptureScroll)
ON.CCMMAND(ID.CAPTURE.START, OnCaptureStart)
ON.UPDATE.COMMAND.UI(ID.CAPTURE.START, OnUpdateCaptureStart)
ON.CCMMAND (ID.CAPTURE.STOP, OnCaptureStop)
ON.UPDATE.COMMAND.UI (ID.CAPTURE.STOP, OnUpdateCaptureStop)
ON.UPDATE.COMMAND.UI(ID.FILE.PRINT, OnUpdateFilePrint)
ON.CCMMAND (IDJCEY.DCWN. OnKeyDown)
ON.CCMMAND(ID.KEY.END, OnKeyEnd)
ON.CCMMAND (ID.KEY.HCME, OnKeyHome)
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ON.COMMAND(ID.KEY.LEFT, OnKeyLeft)
ON.COMMAND(ID.KEY.PAGEDOWN, OnKeyPagedown)
ON.COMMAND (ID.KEY.PAGEUP, OnKeyPageup)
ON.CCMMAND (ID.KEY.RIGHT, OnKeyRight)
ON.CCMMAND (ID_KEY_UP, OnKeyUp)
ON.COMMAND (ID.CAPTURE.PARAMTERS, OnCaptureParamters)
ON.UPDATE_COMMAND.UI (ID.CAPTURE.PARAMTERS, OnUpdateCaptureParamters)
ON.COMMAND(ID.CAMERA.LOADVIDEOPROCESSOR, OnCameraLoadvideoprocessor)
ON.CCMMAND(ID.CAMERA.PARAMETERS, OnCameraParameters)
ON.UPDATE_COMMAND.UI (ID.CAMERA.PARAMETERS, OnUpdateCameraParameters)
ON.CCMMAND (ID.EDIT.COPY, OnEditCopy)
ON.UPDATE_COMMAND.UI(ID.EDIT.COPY, OnUpdateEditCopy)
ON.WM.SIZEO
//}}AFX_KSG_MAP
END.MESSAGE.MAP()
/////////////////////////////////////////////////////////////////////////////

// CLarchCptView construction/destruction
CLarchCptView: :CLarchCptView()
{
// TODO: add construction code here
m.repaint = FALSE;
}
CLarchCptView::-CLarchCptView ()
{

)
BOOL CLarchCptView::PreCreateWindow (CREATESTRUCT St cs)

(
// TODO: Modify the Window class or styles here by modifying
II
the CREATESTRUCT cs
return CScrollView::PreCreateWindow(cs);
)
////////////////////////////////////////////////////////////////z////////////

// CLarchCptView drawing
void CLarchCptView: :OnDraw(CDC* pDC)
{
CLarchCptDoc* pDoc = GetDocument();
ASSERT.VALID(pDoc);
I I TODO: add draw code for native data here
pDoc->m_image->Paint(pDC);

m.repaint = FALSE;
}
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

CLarchCptView diagnostics

tifdef .DEBUG
void CLarchCptView: :AssertValid() const
{
CScroiiView::AssertValid();
}
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void CLarchCptView::Dump(CDumpContext& dc) const
{
CScrollView::Dump(dc);
}
CLarchCptDoc* CLarchCptView: :GetDocument() // non-debug version is inline
{

ASSERT(nt_pDocument->IsKindOf (RUNTIME.CLASS(CLarchCptDoc)));
return (CLarchCptDoc*)m_pDocument;
)
ftendif //.DEBUG
/////////////////////////////////////////////////////////////////////////////

// CLarchCptView message handlers
/* Erase background where there is no image */
BOOL CLarchCptView::OnEraseBkgnd(CDC* pDC)

(
// TODO: Add your message handler code here and/or call default
CBrush br( GetSysColort COLOR.WINDOW ) );
FillOutsideRect( pDC, &br );
return TRUE;

// Erased

}
/* Update gray value of where the mouse pointer is on the image */
void CLarchCptView::OnMouseMove(UIOT nFlags, CPoint point)
C
// TODO: Add your message handler code here and/or call default
CPoint scroll =GetScrollPosition();
scroll = scroll +■ point;
// TRACE2I”Point: %d, %d\n”,scroll.x,scroll.y);
CSize size=GetTotalSize();
if (scroll.x <= size.cx && scroll.y <= size.cy)
C
CLeurchCptDoc* pDoc = (CLarchCptDoc*)GetDocument() ;
int value = pDoc->m_image->GetValue(scroll.x, scroll.y);
theApp.StatusBarGrayValue(value);
)
else
{
theApp.StatusBarGrayValue(-1);
)

CScrollView::OnMouseMove(nFlags, point);
}

/* When focus changes, update capture status */
void CLarchCptView::OnSetFocus(CWnd* pOldWnd)
{
CScrollView::OnSetFocus(pOldWhd);
// TODO: Add your message handler code here
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if (theApp.Camera)
{
theApp.StatusBarCapture(theApp.Camera->CanStopCapture (GetDocument()));
}
else
t

theApp.StatusBarCapture(FALSE);
}

/* Set scroll bar sizes for initial update */
void CLarchCptView::OnInitialUpdate()
{
CScrollView::OnInitialUpdate();
II

TODO: Add your specialized code here and/or call the base class

mjnovetobottom=FALSE;
CLarchCptDoc* pDoc = GetDocument();
ASSERT_VALID(pDoc);
/* Update scroll bars */
SetScrollSizes(MM_TEXT, pDoc->m_image->GetScrollSize());
i
/* Update follow capture flag */
void CLarchCptView: :OnCaptureScroll()
C
I I TODO: Add your command handler code here
mjnovetobottom = !mjnovetobottom;
>
/* Update capture flag button */
void CLarchCptView::OnUpdateCaptureScro11(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here
pdndUI->Enable(TRUE);
pCmdUI->SetCheck(m_movetobottom) ;
}
/* Process capture start command */
void CLarchCptView: :OnCaptureStart()
{
// TODO: Add your command handler code here
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
pDoc->StartCapture();
theApp.StatusBarCapture(theApp.Camera->CanStopCapture(pDoc));
}
/* Update capture start button */
void CLarchCptView::OnUpdateCaptureStart(CCmdUI* pCmdUI)

(
// TODO: Add your command update UI handler code here
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument();
pCmdUI->Bnable(theApp.Camera->CanStartCapture(pDoc,0 /*paoc something*/));
}
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/* Process capture stop command */
void CLarchCptView: :OnCaptureStop()
C
// TODO: Add your command handler code here
theApp.Camera->StopCapture (GetDocument ());
theApp.StatusBarCapture)theApp.Camera->CanStopCapture(GetDocument()));
}

/* Update capture stop button */
void CLarchCptView::OnUpdateCaptureStop(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here
pCmdUI->Enable(theApp.Camera->CanStopCapture(GetDocument()));
}

/* Disable printing */
void CLarchCptView::OnUpdateFilePrint(CCmdUI* pCmdUI)

(
// TODO: Add your command update UI handler code here
pCmdUI->Enable(FALSE);
}

/* Move display pointer down a 10th of the client height for down key */
void CLarchCptView::OnKeyDown()
(
// TODO: Add your command handler code here
CPoint point = GetScrollPosition();
CRect rect;
GetClientRect (Street) ;

point.y+=rect.Height()/10;
ScrollToPosition(point);
}
/* Move to bottom for end key */
void CLarchCptView: :OnKeyEnd()
(
// TODO: Add your command handler code here
CSize size=GetTotalSize();
CPoint point(O.size.cy)
ScrollToPosition(point)
}
/* Move to top for home key */
void CLarchCptView: :OnKeyHome()
(
// TODO: Add your command handler code here
CPoint point(0,0) ;
ScrollToPosition(point) ;
}

/* Move display pointer left a 10th of the client width for left key */
void CLarchCptView: :OnKeyLeft()
C
// TODC: Add your command handler code here
CPoint point = GetScroilPositionO ;
CRect rect;
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GetClientRect(&rect);
point.x-=rect.Width ()/10
ScrollToPosition(point);
}

/» Move display pointer up client height for page up key */
void CLarchCptView::OnKeyPagedownO

(
I I TODO: Add your command handler code here
CPoint point = GetScrollPositionO ;
CRect rect;

GetClientRect(&rect);
point .y+=rect .Height () ;
ScrollToPosition(point);
}

/* Move display pointer down client height for page down key '/
void CLarchCptView::OnKeyPageup0

(
// TODO: Add your command handler code here
CPoint point = GetScrollPositionO;
CRect rect;
GetClientRect(Street) ;
point.y-=rect.Height!);
ScrollToPosition(point);
}
/* Move display pointer right a 10th of the client width for righ */
void CLarchCptView::OnKeyRight()
// TODO: Add your command handler code here
CPoint point = GetScrollPositionO;
CRect rect;
GetClientRect(&rect);
point.x+=rect.Width()/10;
ScrollToPosition(point);
1
I
/ * Move display pointer up a 10th of the client height for up key */
void CLarchCptView::OnKeyUp()

{

// TODO: Add your contnand handler code here
CPoint point = GetScrollPositionO;
CRect rect;
GetClientRect(Srect);
point.y-=rect.Height0 /10;
ScrollToPosition(point);
>
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/* Update document view and set scroll bar sizes */
void CLarchCptView: :OnUpdate (CView* pSender, LPARAM lHint, CObject* pHint)
{
I I TODO: Add your specialized code here and/or call the base class
CLarchCptDoc* pDoc = GetDocument() ;
ASSERT_VALID(pDoc);
SetScrollSizes(MM_TEXT, pDoc->m_image->GetScrollSize());
}

/* Update display and move to bottom if necessary */
void CLarchCptView: :MoveToBottom(int start, int end)
{
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument 0 ;
SetScrollSizes (MM_TEXT, pDoc->m_image->GetScrollSize ()) ;
/* Get image size */
CSize size=GetTotalSize();
CRect rect,work;
GetClientRect(&rect);
/* Figure out what portions of the image must be updated */
if (start<end)
(
/* Update a middle portion of the image */
work.right=rect.right;
work.left=rect.left;
work.top=start;
work.bottom=end;
InvalidateRect(work,FALSE);
)

else
{
/* Update the top and bottom segments of the image */
work.right=rect.right;
work.left=rect.left;
work.top=start;
work.bottom=size.cy;
InvalidateRect(work,FALSE);
work.right=rect.right;
work.left=rect.left ;
work.top=0;
work.bottom=end;
InvalidateRect (work, FALSE) ,}

/* If set, move the display to the bottom to the current capture line */
if (m_movetobottom==TRUE)
{
CPoint point = GetScrollPositionO;
point.y = max(0,end-rect.Height0 );
ScrollToPosition (point);
}
}
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/* Open dialog for modifying video processor parameters */
void CLarchCptView: :OnCaptureParamters ()
{
I I TODO: Add your conmand handler code here
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument () ;
pDoc->CaptureParameters();
}
/* Update UI settings for button */
void CLarchCptView: :OnUpdateCaptureParamters(CCmdUI* pCmdUI)
(

// TODO: Add your command update UI handler code here
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument () ;
pCmdUI->Enable(theApp.Camera->CanStartCapture(pDoc,0));
}
/* Open dialog for loading video processor module */
void CLarchCptView: :OnCameraLoadvideoprocessor()
(

// TODO: Add your command handler code here
theApp.Camera->LoadProcessor( ) ;
}

/* Open camera settings dialog box */
void CLarchCptView: :OnCameraParameters()
(

// TODO: Add your command handler code here
theApp.Camera->SetParams () ;
}
/* Update UI settings for button */
void CLarchCptView::OnUpdateCameraParameters (CCmdUI* pCnvdUI)
{
I I TODO: Add your command update UI handler code here
pCmdUI->Enable (theApp.Camera->CanStartCapture (GetDocument 0,0));
)
/* Copy capture data to windows clipboard */
void CLarchCptView: :OnEditCopy()
(
// TODO: Add your command handler code here
CDC *pDC;
/* Try to open clipboard */
if (OpenClipboardO )
{
/* Clean it first */
EmptyClipboardO ;
/* get a draw context */
pDC = GetDCO ;
/* locate our parent document */
CLarchCptDoc* pDoc = (CLarchCptDoc*)GetDocument0 ;
/* Call sub class */
pDoc->m_image->CopyAll (pDC) ;
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/* Release draw context: */
ReleaseDC(pDC);
/* Close clipboard */
CloseClipboardO ;
}
else
{

/* Beep if we can't open the clipboard */
MessageBeep(0),}

/* Update copy all button if sub class says we can */
void CLarchCptView::OnUpdateEditCopy(CCmdUI* pCmdUI)
{
// TODO: Add your command update UI handler code here
pCmdUI->Enable(TRUE);
}
/* When window is resized, set a flag to indicate a repaint */
void CLarchCptView::OnSize(UINT nType, int cx, int cy)
C
m_repaint = TRUE;
CScrollView::OnSize(nType, cx, cy) ,-

D.5.9

CLarchCptDoc Class

D.5.9.1 L archC ptD oc.h
// LarchCptDoc.h : interface of the CLarchCptDoc class
//

/////////////////////////////////////////////////////////////////////////////
#if !defined(AFX_LARCHCPTDOC_H 762CC6BA^27B4_11D2_A11D_000QC0059AB9 INCLUDED.)
♦define AFX_LARCHCPTDOC_H 762CC6BA_27B4_11D2_A11D_0000C0059AB9 INCLUDED.
♦if _MSC_VER >= 1000
♦pragma once
♦endif H _MSC_VER >= 1000

class CLarchCptDoc : public CDocument
C
protected: // create from serialization only
CLarchCptDoc();
DECLARE_DYNCREATE(CLarchCptDoc)
// Attributes
public:
// Operations
public:
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// Overrides
// ClassWizard generated virtual function overrides
//((AFXVIRTUAL (CLarchCptDoc)
public:
virtual BOOL OnNewDocument () ;
virtual void Serialize(CArchiveS ar) ;
virtual void OnCloseDocument();
virtual void SetTitle(LPCTSTR IpszTitle);
//}}AFX_VIRTUAL
// Implementation
public:
void UpdateForCapture(int start, int end);
void CaptureParameters();
void StartCapture();
void TAddDatafBYTE *data, int total);
BOOL InitDocument();
int m_linelength;
CImage 'rtuimage;
virtual -CLarchCptDoc();
#ifdef _DEBUG
virtual void AssertValidO const;
virtual void Dump(CDumpContext& dc) const;
#endif
protected:
// Generated message map functions
protected:
//({AFX_MSG(CLarchCptDoc)
// NOTE - the ClassWizard will add and remove member functions here.
//
DO NOT EDIT what you see in these blocks of generated code !
//}}AFX_MSG
DECLARE_MESSAGE_MAP()
private:
BOOL SetProcessorParams();
BOOL GetProcessorParams();
void (*rtLprocessorsd) (void *);
int m_parcims(8] ;
BYTE m_coded[8];
BYTE *m_processorpb;
void (*m_processorgpb)(void *,BYTE *);
DWORD (*nLprocessorg)(void *,int *, BYTE *);
void (*m_processorgdp)(void *, int *);
CString m_oldtitle;
CString m_newtitle;
char m_processomame[50] ;
II
BOOL m_processorad;
BYTE *(*m_processorgfb)(int *);
BOOL (*mj?rocessorad)(void *, BYTE **, int *, void *);
BYTE *m_processorpd;
HINSTANCE nuprocessordll;
int m_tsynced;
int m_tcurrentoffset;
int m_tcurrentline;
};
/////////////////////////////////////////////////////////////////////////////
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//{{AFX.INSERT.LOCATION}}
// Microsoft Developer Studio will insert additional declarations immediately
before the previous line.
#endif //
!defined (AFX.LARCHCPTD0C_H_762CC6BA_27B4.11D2JVllD_QO0OCOO59AB9

INCLUDED.)

D.5.9.2 LarchCptDoc.cpp
II

LarchCptDoc.cpp : implementation of the CLarchCptDoc class

//

♦include
♦include
♦include
♦include
♦include
♦include
♦include

"stdafx.h*
"Larch.h*
*Image.h*
"Imageline.h*
"LarchCptDoc.h*
"LarchCptView.h*
“Params.h*

♦include "Processor.h*
♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS.FILE
static char THIS.FILE[] = _FILE_;
♦endif
/////////////////////////////////////////////////////////////////////////////

// CLarchCptDoc
IMPLEMENT.DYNCREATE(CLarchCptDoc, CDocument)
BEGIN.MESSAGE.MAP(CLarchCptDoc, CDocument)
//C(AFXJISG.MAP(CLarchCptDoc)
// NOTE - the ClassWizard will add and remove mapping macros here.
//
DO NOT EDIT what you see in these blocks of generated code!
//}}AFX.MSG.MAP
END.MESSAGE.MAP()
/////////////////////////////////////////////////////////////////////////////
// CLarchCptDoc construction/destruction
CLarchCptDoc::CLarchCptDoc()
C
I I TODO: add one-time construction code here
m.image = NULL;
m.linelength = 0;
nuprocessorpd = NULL;
m_processorpb = NULL;
}
CLarchCptDoc::-ClarchCptDoc()
C
}

BOOL CLarchCptDoc::OnNewDocument()
{
if ([CDocument::OnNewDocument())
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return FALSE;
// TODO: add reinitialization code here
// (SDI documents will reuse this document)
/* Set up an empty document */
m_image = NULL;
m_linelength = 508; /* any size really */
int check=0;
// m_processordll = AfxLoadLibrary(“..WLineupWDebugWLineup.vpr') ;
// m_processordll = AfxLoadLibrary("..WFocusWDebugWFocus.vpr") ;
// m_processordll = AfxLoadLibrary(“..WMinmaxWDebugWMirunax.vpr') ;
/* get DLL entry point V
m_processordll = AfxLoadLibrary(theApp.Camera->GetDefaultProcessor0);
/* Make sure it exists */
if (!m_processordll) return FALSE;
int (’pds)(void);
int (*id)(BYTE *);
int (*gt)(char *,int);
/* Set local pointer to setting up Private Data Size function */
pds = (int (*)(void))GetProcAddress(m_processordll,'PrivateDataSize');
/* Set local pointer to Initialize Data function */
id = (int (')(BYTE*))GetProcAddress(m_processordll,"InitData”);
/’ Set pointer to Start Data function */
m_processorsd = (void (*)(void *)IGetProcAddress(nuprocessordll,'StartData');
/* Set pointer to Add Data function */
m_processorad = (BOOL (*)(void *, BYTE
int *, void
*))GetProcAddress(m_processordll,'AddData');
/* Set pointer to Get FPGA Bitmap function ' /
m_processorgfb = (BYTE* (*)(int
*) (GetProcAddress(m_processordll, 'GetFPGABitmap1’);
/* Set local pointer to Get Title function */
gt = (int (*)(char *,int))GetProcAddress(m_processordll,'GetTitle');
/* Set pointer to Get Default Parameters function */
m_processorgdp = (void (*)(void *,int
*))GetProcAddress(m_processordll,'GetDefaultParams');
/* Set pointer to Generate function */
m_processorg = (EWORD (*)(void *,int *, BYTE
*))GetProcAddress(m_processordll,'Generate*);
/* Set pointer to Get Parameter function */
m_processorgpb = (void (*)(void *,BYTE
*))GetProcAddress(m_processordll,'GetParamBlock');
/* Make sure all pointers are valid before continuing */
if (pds && id && m_processorad && m_processorgfb && gt && m_processorgdp &&
m_processorg && m_processorgpb)
C
/* Allocate private data size */
/* DLL can't have it's one memory management, we must provide it */
int size = pds () ;
if (size)
{
m_processorpd = new BYTE[size];
ASSERT(m_processorpd) ;
}
/* Call initialize data function with more memory */
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size = id(m_processorpd) ;
if (size)
{
m_processorpb = new BYTE[size];
ASSERT(m_processorpb);
}
/* Set processor name */
gt(m_processomame, sizeof (m_processomame) -1) ;
GetProcessorParams();
SetProcessorParams();
/* Set new line length based on the the paramters */
m_linelength = m_processorg(m_processorpd,m_params,m_coded);
m_processorgpb(m_processorpd, m_processorpb);
check++ ;
}
/* If anything fales, release memory */
if (!check)
C
if (m_processorpd) delete m_processorpd;
if (itLprocessorpb) delete m_processorpb;
AfxFreeLibrary (m_processordll)
return FALSE;
}
/* Initialize the document */
if (InitDocument()==FALSE)
C
return FALSE;
)
return TRUE;
}

/////////////////////////////////////////////////////////////////////////////
// ClarchCptDoc serialization
/* Don't support saving and loading yet */
void ClarchCptDoc::Serialize(CArchiveS ar)
{
if (ar.IsStoringO)
{
// TCDO: add storing code here
}
else
{
// TODO: add loading code here
}
}
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II

ClarchCptDoc diagnostics

#ifdef _DEBUG
void ClarchCptDoc::AssertValid() const
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CDocument::AssertValid();
}
void CLarchCptDoc::Dump(CDumpContexti dc) const
{
CDocument::Dump(dc);
}
#endif //_DEBUG
/////////////////////////////////////////////////////////////////////////////
// CLarchCptDoc commands
/* Initialize document and image data */
BOOL CLarchCptDoc::InitDocument()
{
TRACEO("CLarchCptDoc::InitDocument()\n”);
m_tcurrentline = 0;
m_tcurrentoffset = 0;
m_tsynced = 0;
/* Create image if line length is not zero */
if (m_linelength >= 0 )
{
m_image = new CImage(m_linelength);
}
else
{
m_image = NULL;
return FALSE;
}
/* Set window name */
m_newtitle = m_oldtitle + *("+■ m_processomame +
CDocument::SetTitle(m_newtitle);
return TRUE;
}
/* Close document ' /
void CLarchCptDoc::OnCloseDocument()
C
// TODO: Add your specialized code here and/or call the base class
/* Destory image */
if (m_image != NULL)
{
delete m_image;
)
/* Delete processor data */
m_image = NULL;
if (m_processorpd) delete m_processorpd;
if (m_processorpb) delete m_processorpb;
/* Unload DLL */
AfxFreeLibrarytm_processordll);
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/* Go on with MFC function */
CDocument::OnCloseDocument();
}
/* Temporary function, but it works now */
/* Process incoming data from camera to video processor */
void CLarchCptDoc::TAddData(BYTE *data, int total)
(
BOOL go=TRUE;
int left = total;
BYTE *point = data;
lineinfo li;
CXmageline *line=NULL;
int start = m_tcurrentline;
int end;
/* Keep going until all data has been processed */
while (go == TRUE)
(
/* Get pointer to new line and expand if necessary */
line = new CImageline(m_image, m_tcurrentline, TRUE);
/’ Create structure to be passed to decompressor */
li.data = 1ine->m_pointer;
li.line = m_tcurrentline;
/* Decompress a line */
go = m_processorad(m_processorpd,&point,(itleft,Scli) ;
delete line;
/* 4096 lines on the drum
If we don't have this, we will run out */
/* of memory REALLY fast! */
m_tcurrentline = (li.line) % 4096;
)
end = m_tcurrentline;
/* Update display of what was changed/added
UpdateForCapture(start,end);

*/

)
/» Update all views of the document */
void CLarchCptDoc::UpdateForCapture (int start, int end)
{

POSITION pos = GetFirstViewPositionO ;
while (pos != NULL)
{
CLarchCptView* pView = (CLarchCptView*) GetNextView(pos);
pView->MoveToBottom (start, end) ;
}

/* Set the document based on the title of the video processor */
void CLarchCptDoc::SetTitle(LPCTSTR IpszTitle)
C
// TODO: Add your specialized code here and/or call the base class
CString oldtitle(IpszTitle);
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if (ra_oldtitle != oldtitle)
{
m_pldticle = oldtitle;
m_newtitle = in_oldtitle + *(*+• m_processomame +
}

CDocument: :SetTitle(m_newtitle) ;
}
/* Start capture if it can */
void CLarchCptDoc::StartCapture()
{
BYTE 'data;
int si2 e;
/* Get size and pointer of FPGA bitstream
data = m_processorgfb(&size) ;

*/

/* make sure we have a valid FPGA bitstream */
if (data)
(

/* Program the FPGA */
if (theApp.Camera->LoadFPGA(data,size,m_processomame) ==TRUE)
{
/» Processor start incoming data */
m_processorsd(m_processorpd) ;
TRACEO("Sending CodedVn');
/* Set coded data */
theApp.Camera->SendCoded(m_coded) ;
TRACEO("Starting Capture\n”);
/* Start capture at camera layer */
theApp.Camera->StartCapture(this);
>

//

//

)
return;
)
/* Get new paramters from user, called by UI */
void CLarchCptDoc::CaptureParameters ()
(
/* Call dialog function */
CParams *proc = new CParams(NULL,m_processorpb);
/* Pass parameters to the dialog */
proc->SetParams(m_params) ;
/* Proceed through dialog to process user functions */
proc->DoModal();
/* Get parameters from the dialog */
proc->GetParams(m_params);
delete proc;
/* Save processor parameters in registry immediately */
SetProcessorParams();
/* Check new line length, set FPGA encoded bytes */
int a = m_processorg (m_processorpd, m_params,m_coded) ;
TRACE1("New linelength=%d\n*,a);
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/* If different from before, generate a new image */
if (a != m_linelength)
(
m_linelength = a;
/* Delete old image */
if (m_image) delete m_image;
/* Create new image */
m_image = new CImage(m_linelength);
/* Update all image displays */
UpdateForCapture(0,Oxffffffff);
}
>

/* Get processor defaults from registry */
BOOL CLarchCptDoc::GetProcessorParams()
{
char temp[20];
int i,j;
for (i=0;i<GETPARAMS_MAX;i++)
C
/* Generate KEY name */
sprintf(temp,”P%d”,i),j=theApp.GetProfilelnt(mjprocessoraame,temp,-32768);
if (j==—32768)
C
TRACElC'No parameters stored for %s, using
defaults. \n”,m_processomame) ;
/* Use defaults if nothing found in registry */
m_processorgdp(m_processorpd,m_params);
return TRUE;
}
m_params[i]=j;
}
return TRUE;
}
/* Set processor defaults into the registry */
BOOL CLarchCptDoc: .-SetProcessorParams ()
C
char temp[20];
int i;
for (i=0;i<GETPARAMS_MAX;i++)
{
sprintf(temp,*P%d*,i);
if (theApp .WriteProfilelnt (m_processomame, temp,m_peirams [i])==FALSE)
return FALSE;
}
return TRUE;
}
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D.5.10 Camlnt Class
D.5.10.1 C am lnt.h
// Camlnt.h: interface for the CCamlnt class.
//
//////////////////////////////////////////////////////////////////////
♦if !defined(AFX_CAMINT_H_0B508ADl_296Al_llD2_AllE_0000C0059AB9_INCLtJDED_)
♦define AFX_CAMINT_H 0B508AD1_296A_11D2_A11E_Q000C0059AB9 INCLUDED_
♦include “Physical.h"// Added by ClassView
♦if _MSC_VER >= 1000
♦pragma once
♦endif // _MSC_VER >= 1000
class CCamlnt
{
public:
void SetParams();
CString GetDefaultProcessor();
BOOL LoadProcessor();
void StopCaptureNowO ;
BOOL SendCoded(BYTE ‘coded);
BOOL LoadFPGA(BYTE ‘bitmap, int size, char ‘name);
void SigKBYTE ‘indata, DWORD bytesreceived) ,void BusResetO;
BOOL CanStartCapture(CDocument *doc, int width);
BOOL CanStopCapture(CDocument *doc) ;
BOOL StopCapture(CDocument *doc);
BOOL StartCapture(CDocument *doc);
CCamlnt();
virtual -CCamlnt();
private:
DWORD m_bytesin;
time_t m_lasttime;
int m_params[4];
void SetDefaults();
void GetDefaults();
CString m_defaultprocessorpath;
CString m_defaultprocessomame;
char m_currentprocessor[50];
DWORD m_eventcount;
/* Create physical interface object */
CPhysical m_physical;
CDocument *m_capdoc;
int rnjunits;
};
♦endif //
!defined(AFX_CAMINT_H_QB5Q8ADl_296A_llD2_AllE_0000CQQ59AB9

DJCLUDED_)

D.5.10.2 CamlnLcpp
// Camlnt.cpp: implementation of the CCamlnt class.
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11

//////////////////////////////////////////////////////////////////////
•include “stdafx.h*
•include “Larch.h’
•include “Camlnt.h*
•include
•include
•include
•include
•include
•include

"Image.h'
“Imageline.h”
"MainFrm.h"
"ChildFrm.h*
"LarchCptDoc.h*
"LarchCptView.h*

•include "CamParams.h*
•ifdef _DEBUG
•undef THIS_FILE
static char THIS_FILE []=_FILE_;
•define new DEBUG_NEW
•endif
//////////////////////////////////////////////////////////////////////
// Construction/Destruction
//////////////////////////////////////////////////////////////////////
CCamlnt::CCamlnt()
{
/* Setup some variable */
m_capdoc = NULL;
/* Physical object created already, should have the number of cameras */
m_units = m_physical.NumberOfCameras();
m_eventcount = 0;
/* Get the defaults of the Video processor */
GetDefaults () ,}
CCamlnt::-CCamlnt()
C
}
BOOL CCamlnt:rStartCapture(CDocument * doc)
C
/» Start capture if there is a document available */
if (m_capdoc != NULL)
{
return FALSE;
}
CWaitCursor wait;
m_capdoc = doc,*
m_lasttime = 0;
/* Call the physical layer */
m_physical.StartCapture() ,m_eventcount = 0;
retum TRUE;

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

508

University o f Windsor

BOOL CCamlnt::StopCapture(CDocument * doc)
C
/* Stop capture if there is a document available */
if (m_capdoc != doc)
{
return FALSE;
)
CWaitCursor wait;
m_physical.StopCapture();
/* Must remove messages, or else we can crash with NULL pointers in the kernel
*/
theApp.RemoveCaptureMessages(),m_capdoc = NULL;
return TRUE;
)
void CCamlnt::StopCaptureNow()
(
/* Stop capture bypassing document check */
StopCapture(m_capdoc);
}
/* Update UI Capture stop button V
BOOL CCamlnt: :CanStopCapture(CDocument * doc)
C
if (m_capdoc != doc) return FALSE;
return TRUE;
)
/* Update UI Capture start button */
BOOL CCamlnt: :CanStartCapture(CDocument * doc, int width)
{
if (m_capdoc != NULL) return FALSE;
if (m_units < 1) return FALSE;
return TRUE;
)
/* Called by main message system to reset bus */
void CCamlnt::BusReset()
{
CWaitCursor wait;
/* Remove all unprocessed messages */
theApp.RemoveCaptureMessages();
/* Wait a sec * /
Sleep(1000);
/* Get the number of cameras */
m_units = m_physical.NumberOfCameras();
/ * Set the current processor off, so the FFGA. algorithm will be reloaded */
m_currentprocessor[0]=0;
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/* More messages may have appeared, clear them */
theApp.RemoveCaptureMessages();
}
/* Process message signal generated by other thread */
void CCamlnt::Sigl(BYTE 'indata, EWORD bytesreceived)
{
time_t ltime;
/* Find out what the average throughput */
time ( Scltime );
m_eventcount++;
if ((m_eventcount & 15)==0) TRACE2("CCamlnt::Sigl(%d) Got %d
bytes.\n”,m_eventcount,bytesreceived);
if (m_iasttime!=0)
{
if ((m_eventcount & 63)==0)
{
TFACE1("Average throughput: %lfkb/s\n”,(double)rn_bytesin/(Itimem_lasttime)/1024.0);
m_bytesin = 0;
m_lasttime = ltime;
}
)
else
{
m_lasttime = ltime;
m_bytesin = 0;
)
m_bytesin += bytesreceived;
/* F.ecord incoming data for debugging */
/*
FILE *out;
out = fopen(“e:\\trace.dat*,'wb');
fwritetindata,1,bytesreceived,out);
fclose(out);
*/
if (m_capdoc)
{
/* Get document pointer */
CLarchCptDoc *doc = (CLarchCptDoc*) m_capdoc;
/* Stop capture immediately for debugging
StopCaptureNow();

//

*/

/* Call the routine to process the data */
doc->TAddData( indata,bytesreceived) ,)
/* Output some of the data for debugging */
/*
int i;
for (i=G;i’
«.13;it--i-)
(
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TRACE3 (“%d,%2x%2x\n*,indata[i*4+2],indata[i*4],indata[i*4+l]);
}
*/
}
/* Load Che FPGA algorithm to the camera */
BOOL CCamlnt: :LoadFPGA(BYTE ’bitmap, int size, char ’name)
{
/* If the algorithm is
loaded, just send the parameters */
if (strcmp(name,m_currentprocessor)==0)
{
m_physical .SendParams (m_params) ;
return TRUE;

already

)

/* Use physical layer to load the bitmap */
if (m_physical.LoadFPGA(bitmap,size) ==FALSE)
{
return FALSE;
)
/* Remember the name of the processor */
strcpy(m_currentprocessor,name) ;
/* Send the parameters V
m_physical.SendParams(m_params) ;
return TRUE;
)

BOOL CCamlnt::SendCoded(BYTE ’coded)
{
// BYTE test[32] = "This is a test of the fpga RAM!';
// RAM data for Fuzzy algorithm
BYTE test[32] = {
0xf8, Oxfc, 0xf8, Oxfc, 0xf8,
0xf8, Oxfc, 0xf8, Oxfc, 0xf8,
Oxfc, Oxfc, Oxfc, Oxfc, Oxfc,
Oxfc, Oxfe, Oxfc, Oxfe, Oxfc,
);

Oxfc,
Oxfc,
Oxfe,
Oxff,

0xf8, Oxfc,
0xf8, Oxfc,
Oxfc, Oxfe,
Oxfc, Oxff

/*
// All zeros
BYTE test[32] = {
0x00, 0x00, 0x00,
0x00, 0x00, 0x00,
0x00, 0x00, 0x00,
0x00, 0x00, 0x00,
};

0x00,
0x00,
0x00,
0x00,

0x00,0x00,
0x00,0x00,
0x00,0x00,
0x00,0x00,

0x00,
0x00,
0x00,
0x00,

0x00,
0x00,
0x00,
0x00

Oxff,
Oxff,
Oxff,
Oxff,

Oxff,
Oxff,
Oxff,
Oxff

*/
/*
// All ones
BYTE test[32] = {
Oxff, Oxff, Oxff,
Oxff, Oxff, Oxff,
Oxff, Oxff, Oxff,
Oxff, Oxff, Oxff,
};

Oxff,
Oxff,
Oxff,
Oxff,

Oxff,
Oxff,
Oxff,
Oxff,

Oxff,
Oxff,
Oxff,
Oxff,

*/
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/*
// Something else
int i;
for (i=0;i<32;i++)
test[i]=0x80;
*/
/* Send LUT to FPGA */
m_physical.SendLUT(test) ;
/* Send parameters about algorithm */
return m_physical.SendCoded(coded);
}
/* Let the user select a processor from the disk */
BOOL CCamlnt::LoadProcessor()
(
/* Create a file dialog box to look for vpr files */
CFileDialog dialog! TRUE, "vpr”, NULL,
OFN_HIDEREADONLY | OFN_EXPLORER | OFN_FILEMUSTEXIST | OFN_PATHMUSTEXIST,
"Video Processor Files (*.vpr)|*.vpr||", NULL );
/* Set the title */
CString title("Load Video Processor');
dialog.m_ofn.IpstrTitle = title;
/* Call the dialog box function */
if (dialog.DoModal()==IDOK)
{
//
theApp.UpdateAll();
int check=0;
CString file;
char pn[50];
//
m_defaultprocessorpath=dialog.GetPathName();
file=dialog.GetPathName();
/' Try to open the DLL */
HINSTANCE dll;
dll = AfxLoadLibrary(file) ;
if (dll)
(
/* Get DLL name and path and save it as default for the application */
int (*gt)(char *,int);
gt = (int (*)(char *,int))GetProcAddress(dll,'GetTitle');
if (gt)
(
gt(pn,sizeof (pn)-l) ,m_defaultprocessorpath=file ,m_defaultprocessomame=CString(pn) ;
SetDefaults();
}
else check++;
AfxFreeLibrary(dll),}
else
I
check++;
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}
/* If it didn't work, tell the use and do nothing */
if (check)
{
AfxMessageBoxt(CString)'Could not load %'+file+" .’,MB_ICONSTOP);
return FALSE;
}
}
return TRUE;
}
/* Return the deafult processor path */
CString CCamlnt::GetDefaultProcessor()
C
return m_defaultprocessorpath;
}
/* Get the camera defaults from the registry '/
void CCamlnt::GetDefaults()
{
CString sl,s2;
/* Default processor name and path */
si = theApp.GetProfileStringt"Defaults','ProcessorName',");
s2 = theApp.GetProfileString("Defaults','ProcessorPath',");
/* Gain and offset of the two channels '/
m_params(0] = theApp.GetProfilelnt("Defaults','Gainl',350);
m_params[1] = theApp.GetProfileInt("Defaults','Gain2',133);
m_params[2] = theApp.GetProfilelnt("Defaults','Offsetl',100);
m_params(3] = theApp.GetProfileInt("Defaults','Offset2',32);
/'If there is no default processor do nothing, wait for user to pick one */
if (sl==" || s2==")
(
//
LoadProcessor();
}
else
(
m_defaultprocessorname = si;
m_defaultprocessorpath = s2;
)

/* Set the camera defaults to the registry */
void CCamlnt::SetDefaults()

theApp.WriteProfileString("Defaults', 'ProcessorName',irudefaultprocessomame) ;
theApp.MriteProfileString("Defaults', 'ProcessorPath',m_defaultprocessorpath) ;
theApp.WriteProfilelnt("Defaults','Gainl'.mjparams[0]);
theApp.WriteProfileInt(*Defaults','Gciin2',in_parains[l]);
theApp .WriteProfilelnt ("Defaults','Offsetl' ,m_params [2]) ;
theApp.WriteProfileInt("Defaults','Offset2',m_params[3]);
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/* Dialog handle for camera parameters */
void CCamlnt::SetParams()
C
/* Create dialog * /
CCamParams *proc = new CCamParams(NULL) ;
/* Set parameters */
proc->SetParams(m_params);
/•Do dialog */
proc->DoModal();
/* Get those parameters •/
proc->GetParams(m_params);
/* Send the to the camera */
m_physical.SendParams (m_params);
delete proc;
}

D.5.11 Physical Class
D.5.11.1 Physical.h
// Physical.h: interface for the CPhysical class.
//
//////////////////////////////////////////////////////////////////////
*if !defined(AFX_PHYSICAL_H_OB5O8AD2_296A_llD2_AllE_OO00COO59AB9 INCLUDED_)
♦define AFX_PHYSICAL_H_OB508AD2_296A_11D2_A11E_OOOOC0059AB9_INCLUDED_
#if _MSC_VER >= 1000
♦pragma once
♦endif // _MSC_VER >= 1000
♦include <papi.h>
♦include <Exports.h>
struct microraw
{
WORD length;
WORD data[29];
};
struct microform
{
WORD length;
BYTE to;
BYTE from;
BYTE type;
BYTE data[58-3];
};

union micromess
{
struct microraw raw;
struct microform form;
};
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class CPhysical
{
public:
BOOL SendLUT(BYTE ’data);
BOOL SendParams(int ’params);
BOOL SendCodedtBYTE ’coded);
BOOL LoadFPGAtBYTE ’bitmap, int size);
BOOL m_asyncrun;
BOOL m_asyncstopped;
CWinThread *m_resetthread;
BOOL m_resetrun;
BOOL m_tesetstopped;
CWinThread *n\_isothread;
CEvent *m_isoevent;
CWinThread *m_asyncthread;
CEvent *m_asyncevent;
int NumberOfCameras();
BOOL StopCapture();
BOOL StartCapture();
CPhysical();
virtual -CPhysical();
private:
BOOL LockWait(int camera, DWORD mask, DWORD ored, int pause, DWORD maskwait,
DWORD 'value);
BOOL ReleaseDMA();
BOOL ReserveDMAO ;
BOOL DeAllocateBandwidth();
BOOL AllocateBandwidthO ;
BOOL DeAllocateChannel();
BOOL AllocateChannel();
BOOL ResetFIFO();
BOOL WaitForComplete(int camera, UINr mask, DWORD ’value);
BOOL SendMicroPacket(int camera, union micromess ’out, union micromess ’in) ;
DWORD *itt_cambuf;
DWORD m_hostcount;
DWORD m_cameracount;
BOOL UnLocklSOChannel();
BOOL LocklSOChannel () ,BOOL AsyncWriteBlock(int camera,unsigned int address, int size, DWORD ’data);
BOOL AsyncReadBlock(int camera,unsigned int address, int size, DWORD ’data);
BOOL AsyncLockfint camera, unsigned int address, DWORD valuel, DWORD value2,
DWORD ’result);
BOOL AsyncWrite(int camera, unsigned int address, DWORD value);
BOOL AsyncRead(int camera,unsigned int address,DWORD ’value);
CDWordArray m_handles;
};
♦endif I I
!defined(AFX_PHYSXCAL_H_0B508AD2_296A_HD2_AllE_Q000C0059AB9_INCLUDED_)

DJ.11.2 Physical.cpp
Physical.cpp: implementation of the CPhysical class.
//
// Implementation of all 1394 conmands and functions
//
I I NOTE: this code only assumes one host adapter; there could be many.
//
11

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

SIS

University o f Windsor

m m u u u m /u m u u u m m u u m m u ///////////////u u //////
♦include "stdafx.h”
♦include "Larch.h'
♦include "Physical.h'
♦ifdef _DEBUG
♦undef THIS_FILE
static char THIS_FILE[]=
♦define new DEBUG_NEW
♦endif
const
const
const
const

int
int
int
int

FILE

;

AUTORESET_EVENT
= 0;
MANUALRESET_EVENT = 1;
NONSIGNAL= 0;
SIGNAL
= 1;

/* Swap words for Intel LSB to Motorola MSB */
♦define SWAPWOElD(x) MAKEWORD(HIBYTEtx), LOBYTE (x))
♦define SWAPLONG(x) MAKELONG(SWAPWORD(HIWORD(x)), SWAPWORD(LOWORD(x)))
// thread to monitor 1394 events
UINT Monitor1394Events(LPVOID lpVoid);
UINT Monitorl394IsoEvents(LPVOID lpVoid);
// DSP memory location for async command to conmand buffer
♦define CAMERACOMMAND 0x10600
/* Set buffer sizes */
♦define BUFFERPACKET 512
♦define BUFFERTOTAL 65536*2
// Number of maximum retries
♦define RETRY1394 2
// Timeout for retries
♦define TIMEOUT1394 100
// Use 100Mbps
♦define ISOSPEED S100

////////////////////////////////////////////////////////////✓/////////
I I Construction/Destruction
//////////////////////////////////////////////////////////////////////

CPhysical::CPhysical()
{

m_handles.SetSize(1,1);
m_resetrun = TRUE;
m_resetstopped = FALSE;
m_resetthread = NULL;
BYTE number;
/* Create a 1394 bus reset thread if a card exists */
if (GetPAPISupportlnfo (Snumber) ==PAPI_NOERROR)
(
m_resetthread = AfxBegirrThread(Mbnitorl394Events, this) ;
}
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else
(
m_resetrun = FALSE;
m_resetsCopped = TRUE;
}

/* Some variables not completely implemented
m_cameracount=0;
m_hostcount=0;

*/

CPhysical::-CPhysical()
(
// Destroy camera list
m_handles.RemoveAll(),// Wait for reset thread to stop
m_resetrun = FALSE;
while(m_resetstopped == FALSE)
(

Sleep(O);
)

delete m_cambuf;
}

/* Becareful modifying the 1394 transaction routines. The kernel can */
/* crash if these operations are not done properly. */
/* Send an asynchronous read comnand to the camera '/
BOOL CPhysical::AsyncRead(int camera, unsigned int address, DWORD * value)
C
int r=0;
/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize() );
/* Create command structure */
PRB_EXEC_ASYNC Prblo;
PPRB_EXEC_ASVTJC pPrblo = SPrblo;
ASSERT( pPrblo );
while (r<RETRY1394)
{
/* Setup structure */
memset(pPrbIo, 0, sizeof(PRB_EXEC_ASYNC));
DWORD data;
pPrbIo->PRB_SBC_Header.Cmd = P_EXEC^ASYNC_CMD;
pPrbIo->PRB_SBC_Header.DevHandle = m_handles.GetAt(camera);
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL);
ASSERT (hEvent) ;
/* addresses are set to the upper memory: OxFFFFFXxxxxxx */
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pPrbIo->PRB_SBC_Header.Overlappedlnfo.hEvent = hEvent;
pPrblo->Mode = PHJ\SYNC_READ_REQUEST ;
pPrbIo->TargetDeviceAddressHi = OxFFFF;
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address;
pPrbIo->HA_Buf_Ptr = (EWORD) fcdata;
pPrbIo->TotalXfrLen = sizeof(DWORD);
/ * setup abort structure */
PRBJTOABORT abort;
memset(iabort, 0, sizeof(PRBJTOABORT));
abort.PRB_SBC_Header.Cmd
= P_ABGRT_1394_CMD;
abort.PRB_SBC_Header.DevHandle
= m_handles.GetAt(camera);
abort.PRB_SBC_Header.HaNum
=0; // fix this
abort.PRB_ToAbort
= pPrblo;

// Wait until the data returned
if ( SendPAPICommand (pPrblo) == PAPI_ERROR )
(

/* Error occured, send abort cortmand to kernel */
if ( SendPAPICommand(fcabort) != PS_COMP )
{
TRACEO("Async read failed in USER! Leaving...\n');
CloseHandlethEvent) ,return FALSE;
)

CloseHandlethEvent);
TRACEO(”Async read failed in USER!\n');
)

else
(

DWORD dwStatus;
dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )

(
/* Error occured, send abort cortmand to kernel */
if ( SendPAPICommand(Sabort) != PS_COMP )
{
TRACEO("Async read failed in KERNEL! Could not Abort Leaving... \n”);
CloseHandle(hEvent);
return FALSE;
}
// Close event and buffer but this is very dangerous.
CloseHandle(hEvent);
TRACEO("Async read failed in KERNEL!\n*);
}
else
C
CloseHandle(hEvent);
/* swap byte order since this is an intel processor */
*value = SWAPLONG(data);
if (r) TRACEO ("Async read recovered. \n*);
return TRUE;
)

)
r*+;
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}

TRACEO("Async read returned fail.\n');
return FALSE;
}

/* Send an asynchronous lock swap command to the camera */
BOOL CPhysical::AsyncLock(int camera, unsigned int address, DWORD valuel, DWORD
value2, DWORD "result)
{

int r=0;
/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize 0 );
/* Create command structure */
PRB_EXEC_ASYNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &Prblo;
ASSERT ( pPrblo );
while (r<RETRY1394)
C
/* Setup structure */
memset(pPrblo, 0, sizeof(PRB_EXEC_ASYNC));
pPrbXo->PRB_SBC_Keader.Cmd
= P_EXEC_ASYNC_CMD;
pPrbIo->PRB_SBC_Header.DevHandle
= m_handles.GetAtlcamera);
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event '/
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL);
ASSERT(hEvent);
/* addresses are set to the upper memory: OxFFFFFxxxxxxx »/
pPrbIo->PRB_SBC_Header.OverlappedInfo.hEvent = hEvent;
pPrbIo->Mode
= PM_ASYNC_LOCK_REQUEST;
pPrbIo->Extend_tCode
= PEJiASK_SWAP; // PE_WRAP_ADD; // PE_BOUNDED_ADD;
// PE_FETCH_ADD; //PE_MASK_SWAP; // PE_COMPARE_SWAP;
pPrbIo->TargetDeviceAddressHi = OxFFFF;
pPrbIo->TcirgetDeviceAddressLo = OxFOOOOOOO | address;
// New value
DWORD dwHaBuf[2];
DWORD* pdwHaBuf = dwHaBuf;
ASSERTt pdwHaBuf );
pdwHaBuf(0] = SWAPLONG(valuel);
pdwHaBuf[1] = SWAPLONG(value2);
pPrbIo->HA_Buf_Ptr = (DWORD)pdwHaBuf;
pPrbIo->TotalXfrLen = sizeof(DWORD)*2;
/* setup abort structure */
PRBJTOABORT abort;
memset(&abort, 0, sizeof(PRBJTOABORT));
abort.PRB_SBC_Header.cmd
= P_JABCRT_1394_CMD;
abort.PRB_SBC_Header.DevHandle
= ujhandles.GetAt (camera);
abort.PRB_SBC_Header.HaNum
=0; // fix this
abort.PRBJToAbort
= pPrblo;
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// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )
{
/* Error occured, send abort command to kernel */
if ( SendPAPICommand(Sabort) != PS_COMP )
C
TRACEO("Async lock failed in USER! Leaving...\n');
CloseHandle(hEvent);
return FALSE;
}

CloseHandle(hEvent);
TRACEO("Async lock command failed in USER!\n');
}
else
(

DWORD dwStatus;
dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
C
/* Error occured, send abort command to kernel */
if ( SendPAPICommandt&abort) != PS_COMP )
(

TRACEO("Async lock failed in KERNEL!

Could not Abort -

Leaving...\n");
CloseHandle(hEvent);
return FALSE;
}
// Close event and buffer but this is very dangerous.
CloseHandle (hEvent) ,TRACEO("Async lock failed in KERNEL!\n");
}
else
{
CloseHandle(hEvent);
if (result) ‘result = SWAPLONGtpdwHaBuf[0]);
if (r) TRACEO("Async lock recovered.\n*);
return TRUE;
}
}
r++;
)

TRACEO("Async lock returned fail.\n');
return FALSE;
}
/* Send an asynchronous write conmand to the camera * /
BOOL CPhysical::AsyncWrite(int camera, unsigned int address, DWORD value)

{
int r=0;
/* Make sure the camera exists */
ASSERT! camera < m_handles.GetSize() );
/* Create command structure */
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PRB_EXECJA£VNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &PrbIo;
ASSERT ( pPrblo );
while (r<RETRY1394)
{
/* Setup structure */
memset (pPrblo, 0, sizeof (PRB_EXEC_JASYNC));
DWORD data = SWAPLONG(value);
pPrbIo->PRB_SBC_Header.Cmd = P_EXEC_ASYNC_CMD;
pPrbIo->PRB_SBC_Header.DevHandle = m_handles.GetAt(camera);
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL);
ASSERT(hEvent);
pPrbIo->PRB_SBC_Header.Overlappedlnfo.hEvent = hEvent;
/* addresses are set to the upper memory: OxFFFFFxxxxxxx */
pPrbIo->Mode = PM_ASYNC_WRITE_REQUEST;
pPrbIo->TargetDeviceAddressHi = OxFFFF;
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address;
pPrbIo->HA_Buf_Ptr = (DWORD) Stdata;
pPrbIo->TotalXfrLen = sizeof(DWORD);
/* setup abort structure */
PRB_TOABORT abort;
memset(&abort, 0, sizeof(PRBJTOABORT));
abort.PRB_SBC_Header.Cmd
= P_ABORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle
= m_handles.GetAtfcamera);
abort.PRB_SBC_Header.HaNum
=0; I I fix this
abort.PRBJToAbort
= pPrblo;
// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )

(
/* Error occured, send abort cortmand to kernel */
if ( SendPAPICommand (&abort) != PS_COMP )
{
TRACEO(“Async write failed in USER! Leaving— \n”);
CloseHandle(hEvent);
return FALSE;
}

CloseHandle(hEvent);
TRACEO("Async write failed in USER!\n');
)
else
C
// Wait for the result to come back within certain amount of time
DWORD dwStatus;
dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
{
/* Error occured, send abort command to kernel */
if ( SendPAPICommand(&abort) != PS_COMP )
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{
TRACEO("Async write failed in KERNEL!

Could not Abort -

Leaving...\n*);
CloseHandle (hEvent) ;
return FALSE;
}
// Close event and buffer but this is very dangerous.
CloseHandle(hEvent);
TRACEO("Async write failed in KERNEL!\n');
)

else
{
CloseHandle(hEvent);
return TRUE;
}

)

r++;
}
TRACEO(“Async write returned fail.\n");
return FALSE;
}
/* Send an asynchronous read block cortmand to the camera '/
BOOL CPhysical::AsyncReadBlock(int camera, unsigned int address, int size, DWORD
* data)
C
/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize() ),/* Create command structure */
PRB_EXEC_ASYNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &PrbIo;
ASSERT ( pPrblo );
DWORD temp[128];
/* Setup structure */
memset(pPrblo, 0, sizeof(PRB_EXEC_ASYNC));
pPrb!o->PRB_SBC_Header.Cmd = P_EXEC_ASYNC_CMD;
pPrbIo->PRB_SBC_Header.DevHandle = m_hancU.es.GetAt(camera) ;
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVEHT, NONSIGNAL, NULL);
ASSERT(hEvent);
/» addresses are set to the upper memory: OxFFFFFxxxxxxx
pPrbIo->PRB_SBC_Header.Overlappedlnfo.hEvent = hEvent;
pPrbIo->Mode = PM_ASYNC_READ_REQUEST;
pPrbIo->TargetDeviceAddressHi = OxFFFF;
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address;
pPrbIo->TotalXfrLen = sizeof(DWORD)*128;
pPrbIo->HA_Buf_Ptr = (DWORD) tarp;

*/

/* setup abort structure •/
PRBJTOABORT abort;
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memset (&abort, 0, sizeof (PRBJTOABORTj);
abort.PRB_SBC_Header.Cmd
= PJ\BORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle
= mjiandles.GetAt(camera),
abort.PRB_SBC_Header.HaNum
= 0; I I fix this
abort.PRBJToAbort
= pPrblo;
128 quads in each block
int blocks = size » 7;
int rem = size & 127;
unsigned int j;
II

int i;
for(i=0;i<blocks+(rem!=0);i++)
{

if (i==blocks) pPrbIo->TotalXfrLen = sizeof(EWQRD)*rem;
// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )
{
/* Error occured, send abort command to kernel */
if ( SendPAPICommand(&abort) != PS_C0MP )
{
TRACEO(“Async read block failed in USER! Leaving \n”);
CloseHandle(hEvent);
return FALSE;
}
CloseHandle(hEvent);
TRACEO(“Async read block failed in USER! Leaving \n');
return FALSE;
)

else
{
EWORD dwStatus;
dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
{

Leaving

/* Error occured, send abort conmand to kernel */
if ( SendPAPICommand(&abort) != PS_COMP )
{
TRACEO("Async read block failed in KERNEL! Could not Abort \n');
CloseHandle(hEvent);
return FALSE;
}
// Close event and buffer but this is very dangerous.
CloseHandle(hEvent);
TRACEO (“Async read block failed in KERNEL! Leaving \n“);
return FALSE;
}
else
(
for (j=0;j<(pPrbIo->TotalXfrLen/sizeof(DWORD));j++)
(
datatj] = SWAPLONG(temp[j]);
}
pPrb!o->TargetOeviceAddressLo »= sizeof(DWORD)*125;
data += 128;
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}

}
}

CloseHandle(hEvent);
return TRUE;
}

/* Send an asynchronous write block comnand to the camera */
BOOL CPhysical::AsyncWriteBlock(int camera, unsigned int address, int size,
DWORD * data)
{
/* Make sure the camera exists */
ASSERT( camera < m_handles.GetSize() );
/* Create comnand structure */
PRB_EXEC_ASYNC Prblo;
PPRB_EXEC_ASYNC pPrblo = &Prblo;
ASSERT( pPrblo );
memset(pPrblc, 0, sizeof(PRB_EXEC_ASYNC));
/* Problems with Adaptec Card with block writes more than 4 bytes */
/* When resolves, adjust this value. */
♦define writeblocksize 4
DWORD temp[writeblocksize];
/* Setup structure */
pPrbIo->PRB_SBC_Header.Cmd = P_EXEC_ASYNC_CMD;
pPrbIo->PRB_SBC_Header.DevHandle = m_handles.GetAt(camera);
pPrbIo->PRB_SBC_Header.HaNum= 0; // fix this
/* Create an event */
HANDLE hEvent = CreateEvent(NULL, AUTORESET_EVENT, NONSIGNAL, NULL);
ASSERT(hEvent);
pPrbIo->PRB_SBC_Header.Overlappedlnfo.hEvent = hEvent;
/* addresses are set to the upper memory: OxFFFFFxxxxxxx */
pPrbIo->Mode = PM_ASVNC_WRITE_REQUEST ;
pPrbIo->TargetDeviceAddressHi = OxFFFF;
pPrbIo->TargetDeviceAddressLo = OxFOOOOOOO | address;
pPrbIo->TotalXfrLen = sizeof(DWORD)‘writeblocksize;
pPrbIo->HA_Buf_Ptr = (DWORD)temp;
/* setup abort structure */
PRBJTOABORT abort;
memset (Stabort, 0, sizeof (PRBJTOABORT));
abort.PRB_SBC_Header.cmd
= PJVBORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle
= m_handles.GetAt(camera);
abort.PRB_SBC_Header.HaNum
=0; // fix this
abort. PRBJToAbort
= pPrblo;
int blocks = size / writeblocksize;
int ran = size % writeblocksize;
unsigned int j;
int i;
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for(i=0;i<blocks+(rem!=0);i++)
(
if (i==blocks) pPrbIo->TotalXfrLen = sizeof(DWORD)*rem;
for (j=0;j<(pPrbIo->TotalXfrLen/sizeof(DWORD));j++)
(
temptj] = SWAPLONG(data[j]);
}

// Wait until the data returned
if ( SendPAPICommand(pPrblo) == PAPI_ERROR )
{
/* Error occured, send abort cotnnand to kernel */
if ( SendPAPICommand(tabort) != PS_COMP )
{

TRACEOt"Async write block failed in USER!
CloseHandle(hEvent);
return FALSE;
}
CloseHandle(hEvent);
TRACEO("Async write block failed in USER!
return FALSE;

Leaving...\n'),-

Leaving

\n');

}
else
{
// Wait for the result to come back within certain amount of time
DWORD dwStatus;
dwStatus = WaitForSingleObject(hEvent, TIMEOUT1394);
if ( WAIT_OBJECT_0 != dwStatus )
{

/* Error occured, send abort coiunand to kernel */
if ( SendPAPICommand(&abort) != PS_COMP )
{
TRACEO("Async write block failed in KERNEL! Could not Abort Leaving...\n”);
CloseHandle(hEvent);
return FALSE;
}
I I Close event and buffer but this is very dangerous.
CloseHandle(hEvent);
TRACEO("Async write block failed in KERNEL! Leaving...\n”);
return FALSE;
}
else

(
pPrbIo->TargetDeviceAddressLo += sizeof(EWORD)'writeblocksize;
data += writeblocksize;
}

)
}
CloseHandle(hEvent);
return TRUE;

}
/* Check the bus for all the cameras on the ij 34 BUS */
int CPhysical: -.NumberOfCameras ()
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BYTE number=0;
/* Make sure we have a card */
if (GetPAPISupportlnfo(inumber)==PAPI_N0ERR0R)
(
m_handles.RemoveAll();
/* Quick hack for testing the single camera */
/* After a bus reset, the Adaptec function to read the cameras CSR ROM */
/* Directory is VERY SLOW (I can do it faster), they have yet to resolve
/*
/*

this problem... My guessis that they all task changing everytime */
a quadlet is received. Ihave replicated thefunction myself and it

/* is much faster than theirroutine. */
/* We simple place the ID of our camera (OxOOOOdlOl 0x00000001) which can
/*

be found in the DSP code.*/

DWORD

dwNodeUniqueldHi, dwNodeUniqueldLo ;

dwNodeUniqueIdHi=0x0000dl01;
dwNodeUniqueIdLo=0x00000001;
SBC_GET_HANDLE sbcGetHandle;
memsetl&sbcGetHandle, 0, sizeof(SBC_GET_HANDLE));
sbcGetHandle.PRB_SBC_Header.cmd
= P_GET_HANDLE;
sbcGetHandle.PRB_SBC_Header.HaNum =0; // Adapter ID
sbcGetHandle.NodeUniqueID_HI
= dwNodeUniqueldHi;
sbcGetHandle.NodeUniqueID_LO
= dwNodeUniqueldLo;
if ( (BusConfig(isbcGetHandle) != PAPI_NOERROR) ||
(PS_COMP != sbcGetHandle.PRB_SBC_Header.Status) )
{

TRACEO("Could't get camera.\n*);
return 0;
}
/* Add hanle to camera to list */
m_handles.Add(sbcGetHandle.PRB_SBC_Header.DevHandle);
// Bench mark async test at 100Mbps; 1.SMB/s in slave mode
time_t timel,time2;
DWORD "test = new DWORD[128*65] ;
ASSERT(test);
int a,i;
int j;
time(itimel);
fortj=0;j<l;]++) // 100
for(i=0;i<l;i++) // 32
{
a = AsyncReadBlocktO,0x20000,128*64,test);
if (a)
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{
AfxMessageBox("Failed!”);
}

}

delete test;
time(Sitime2) ;
a=time2-timel;

AsyncWrite(0,CAMERACOMMAND+0x04,0xf002ffell;
AsyncWrite(0,CAMERACOMMAND+0x08,0x£0010000);
union micromess out,in;
/* Get camera name */
out.form.length = 0;
out.form, type = 6;
SendMicroPacket(0,iout,&in) ;
TRACE1("Camera Device is : %s\n”,in.form.data);
/* Get camera version */
out.form.length = 0;
out.form.type = 5;
SendMicroPacket(0,iout,&in);
in.form,data[4] = 0;
TRACEK "Camera Version is: %s\n’,in. form.data) ;
/* Get camera serial number */
out.form.length = 0;
out.form, type = 8;
SendMicroPacket (0,Stout,&in) ;
TRACE1("Camera Serial is : %s\n',in.form.data);
/* Set camera parameters */
out.form.length = 6;
out.form.type = 0x32;
out.form.data[0] = 5;
out.form.data[1] = 16;
out.form.data[2] = 0;
out.form.data[3] = 1;
out.form.data[4] = 2;
out.form.data[5] = 3;
SendMicroPacket(0,kout,&in);

//

/* Set camera speed parameters */
out.form.length = 5;
out.form, type = 0x33;
out.form.data[0] = 2;
out.form.data[1] = 4;
out.form.data[2] =6; I I 4 5 6 7
out.form.data[3] = 16;
out.form.data[4] = in.form.data[1] & 0xf3 | 0x08; / / 0 4 8 c
out.form.data[4] = in.form.data[1] & Oxcf | 0x20;
SendMicroPacket(0,&out,&in);

/* Send other non-documented camera commands, change TDI stages, etc.
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/*
out.form, length = 2;
out.form, type = 0x32;
out.form, data[0] = 1;
out.form, data[1] = 12;
SendMicroPacket(0,&out,&in);
TRACE1I“Parameter: %d\n*,in.form,data[1]);

return 1;
)

else

(
return -1;
}

}
/* New thread to monitor bus resets */
UINT Monitorl394Events(LPVOID lpVoid)
{
// working variables
HANDLE
brEventHandle;
PRB_BUSEVEOTbusEvent;
CPhysical *mData;
DWORD
dwStatus;
// get monitor data
mData = (CPhysical*)lpVoid,•
// get a pointer to the parent object
CWnd 'pParent = (CWnd*)theApp.m_pMainWnd;
if (! pParent) return 0;
// create an event
brEventHandle = CreateEvent(NULL, FALSE, FALSE, NULL);
if (! brEventHandle) return 0;
mData->m_resecstopped = FALSE;
// loop for-ever
while (mData->m_resetrun)

(
I I initialization
ZeroMemory (StbusEvent, sizeof (PRB_BUSEVENT));

// setup papi comnands
busEvent.PRB_SBC_Header.Cmd= P_GET_BUS_EVENT;
busEvent.PRB_SBC_Header.HaNum= 0; I I fix this for multiple adapters
busEvent.PRB_SBC_Header.Overlappedlnfo.hEvent = brEventHandle;
busEvent.BusEventBitMap = BE_BUS_RESET;
I I monitor event, if it fails perhaps ad retry code later (or will generic
monitor thread handle it ?)
if (SendPAPICommand(&busEvent) != PAPI_NOERROR)
breeik;

II

switch based on status
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switch (busEvent.PRB_SBC_Header.Status)
{

case PS_PENDING:
// pre-set for proper loop function
dwStatus = WAIT_TIMEOUT;
// keep looping until we are asked to terminate of the event
occurs.
while ((dwStatus == WAIT_TIMEOUT) && (mData->m_resetrun))
C
// wait for the event
dwStatus = WaitForSingleObject (brEventHandle, 1000);
// event is here
if (WAIT_OBJECT_0 == dwStatus)
pParent->PostMessage(WM_1394RESET);
)

II

end while

break;
case PS_C0MP:
/* Send custom message to application message queue */
pParent->PostMessage(WM_1394RESET);
break;
} // end switch
} // end while
// close the handle
CloseHandle(brEventHandle);
mData->m_resetstopped = TRUE;
TRACEO("ResetThread shutdown by request.\n’);
// exit thread
AfxEndThread(0);
return 0;

I * Another thread to monitor 1394 isochronous complete transactions */
UINT Monitorl394IsoEvents(LPVOID lpVoid)
{
int tempcount = 0;
int 2 ;

♦define NumBuffers 16
I I working variables
HANDLE
isoEventHandle[NumBuffers];
CPhysical ’mData;
DWORD
dwStatus;
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I I get monitor data
mData = (CPhysical*)lpVoid;

// get a pointer to the parent object
CWnd 'pParent = (CWnd')theApp.m_pMainWnd;
if (! pParent) return 0;
mData->n\_asyncstopped = FALSE;
DWORD test=0;
DWORD received=0;
BYTE *indata;
/* Allocate buffer pointers */
DWORD 'buffer[NumBuffers];
// create an event for each buffer
for (z=0;z<NumBuffers;z++)
{
isoEventHandle[z] = CreateEvent(NULL, TRUE, FALSE, NULL);
if (!isoEventHandle[z]) return 0;
buffer[z] = new DWORD[BUFFERTOTAL/4];
if (!buffer[z]l return 0;
}
PRB_QUEUE_ISOCisoEvent[NumBuffers);
/* send iso queue command for each buffer */
for (z=0;z<NumBuffers;z++)
C
// initialization
ZeroMemory(iisoEvent[z], sizeof(PRB_QUEUE_ISOC));
// setup papi coranands
isoEvent[z].PRB_SBC_Header.Cmd= P_QUEUE_ISOC_CMD;
isoEvent[zJ.PRB_SBC_Header.HaNum= 0; // fix this for multiple adapters
isoEvent[z].PRB_SBC_Header.OverlappedInfo.hEvent
= isoEventHandle[z];
isoEvent[z].Mode = PM_ISOC_READ;
isoEvent[z].Channel = 0;
isoEvent[z].Speed = ISOSPEED;
isoEvent[z].SyncCode = 0;
isoEvent[z].CycleStart = 0; // don't know
isoEvent[z].PrimaryXmitPayload = BUFFERPACKET;
isoEvent[z].SecondaryXmitPayload = 0;
isoEvent[z].HA^Buf_Ptr = (DWORD)buffer[z];
isoEvent[z].TotalXfrLen = BUFFERTOTAL;
dwStatus = SendPAPICommand(ScisoEvent [z]);
if ((PAPI_NOERROR I= dwStatus) || (PS.ERROR ==
isoEvent[z].PRB_SBC_Header.Status))
(
/* Leave if we couldn't complete the command */
TRACEO('Failure on 0!\n*);
goto leave;
}
}
/* Start isochronous receiving */
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PRB_START_ISOC IsocXtrl;
memsett&IsocXtrl, 0, sizeof(PRB_START_ISOC));
IsocXtrl.PRB_SBC_Header.Cmd = P_START_ISOC;
IsocXtrl.PRB_SBC_Header.HaNum =0; // fix this
IsocXtrl.Channel
=0;
dwStatus = SendPAPIConmandtStlsocXtrl) ;
if (PAPI_NOERROR != dwStatus)
{
/* Leave if we couldn’t complete the command */
TRACEO(“Failure on 1!\n*);
goto leave;
}
// loop for-ever until parent process says so
while (mData->m_asyncrun)

(
/* Cycle through each buffer to receive isochronous data */
for (z=0;z<NumBuffers;z-t-+)
{

dwStatus = WAIT_TIMEOUT;
while ( (dwStatus == WAIT_TIMEOUT) && (mData->m_asyncrun) )
{
// wait for the event
dwStatus = WaitForSingleObject(isoEventHandle[z], 1000);
// event is here
if (WAIT_OBJECT_0 == dwStatus)
C
indata = (BYTE*)buffer[z];
/* Bytes received will be what we asked for */
received = BUFFERTOTAL;
/* Send a message to parent thread to process the data */
pParent>PostMessage(WM_CAMERASIGl, (LPARAM) indata, (LPARAM) received) ;
)

}
/* Repost isochronous queue command */
if (mData->m_asyncrun)
{
// initialization
ZeroMemory(&isoEvent[z], sizeof(PRB_QUEUE_ISOC));
// setup papi commands
isoEvent[z1.PRB_SBC_Header.Cmd= P_QUEUE_ISOC_CMD;
isoEvent(z].PRB_SBC_Header.HaNum= 0; // fix this for multiple
adapters
isoEvent[z].PRB_SBC_Header.Overlappedlnfo.hEvent
isoEventHandle[z];
isoEvent[z] .Mode = PM_ISOC_READ;
isoEvent[z].Channel = 0;
isoEvent[zl.Speed = ISOSPEED;
isoEvent[z].SyncCode = 0;
isoEvencizi.CycleStart = 0; i i don’t know
isoEvent[z].PrimaryXmitPayload = BUFFERPACKET;
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isoEvent[z].SecondaryXmitPayload = 0;
isoEvent[z].IsocIoRequestFlags = 0;
isoEvent[z].H?V_Buf_Ptr = (EWORD)buffer[z] ;
isoEvent[zl.TotalXfrLen = BUFFERTOTAL;
I I resec event
ResetEvent(isoEventHandle[z]);

dwStatus = SendPAPICommandt&isoEvent[z]);
if ((PAPI_NOERROR != dwStatus) || (PS_ERROR ==
isoEvent[z].PRB_SBC_Header.Status))
{
/* Leave if we couldn't complete the command */
TRACEO("Failure on 3!\n*);
goto leave;
}

)

/* Exit the while loop when asked to */
if (!mData->m_asyncrun)
{

z=NumBuffers+5;;
}
}

} // end while
/* Abort all isochronous queued commands */
PRB_TOABORT abort;
for (z=NumBuffers-l;z>=0;z— )

(
memset(&abort, 0, sizeof(PRB_TOABORT));
abort.PRB_SBC_Header.Cmd
= P_ABORT_1394_CMD;
abort.PRB_SBC_Header.DevHandle
= 1;
abort.PRB_SBC_Header.HaNum
=0; // fix this
abort.PRB_ToAbort
= iisoEvent[z];
// Wait until the data returned
if ( SendPAPICommand(kabort) != PS_COMP )
C
TRACEO("Failed to abort iso command.\n”);
}

TRACEO(" Iso conmand aborted.\n”);
Sleep(500);
leave:
/* Stop isochronous receiving */
memset (StlsocXtrl, 0, sizeof (PRB_STOP_ISOC));
IsocXtrl.PRB_SBC_Header.Cmd = P_STOP_ISOC;
IsocXtrl.PRB_SBC_Header.HaNum =0; // fix this
IsocXtrl.Channel
=0;
dwStatus = SendPAPICommand(ilsocXtrl) ;
if (PAPI_NOERROR t= dwStatus)
{
/* This should never happen, if it does, the system will probably */
/* be unstable * /
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TRACEO(“Failure on last!\n');
}

TRACEO(* Iso stopped.\n*);
Sleep (500) ;
// close the handle
for (z=NumBuffers-l,-z>=0;z— )
{
CloseHandle(isoEventHandle[z]),delete buffer[z];
}
mData->m_asyncstopped = TRUE;
TRACE0("Iso Listen Thread shutdown by requestin');
// exit thread
AfxEndThread(O);
return 0;

/* Setup the ISO channel for capture */
BOOL CPhysical::LocklSOChannel()
{
TRACEO(“Setting up ISO channel...\n');
/* If we can't reserve the DMA, chances are something failed elsewhere */
if (ReserveDMA()==FALSE)
{
ReleaseDMA();
ReserveDMA();
}
/* These don't seem to apply in this environment, ideally, in the future */
/* this should have to be used by the Microsoft implementation. */
II
A1locateBandwidth();
// AllocateChannel();
return TRUE;
}
/* Release ISO channel for capture */
BOOL CPhys ical::UnLocklSOChannel()
C
TRACEO("Shutting down ISO channel...\n*);
/* Again, these don't apply */
DeAllocateChannel();
// DeAllocateBandwidth();
ReleaseEMA();
II

return TRUE;
}
/* Allocate Channel */
BOOL CPhysical::AllocateChannel()
{
SBC_CHANNEL Sbc;
PSBC_CHANNEL pSbc = &Sbc;
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ASSERT ( pSbc );
/* Set up structure */
metnset(pSbc, 0, sizeof(SBC_CHANNEL));
pSbc->PRB_SBC_Header.Cmd= P_ALLOCATE_CHANNEL;
pSbc->PRB_SBC_Header.HaNum= 0; I I fix this
pSbc->ChannelRequested = 0;
pSbc->ChannelAllocated = 0;
/# Send comnand */
BusConfig(pSbc);
if ( PS_COMP != pSbc->PRB_SBC_Header.Status )
{
TRACEO("ALLOCATE_CHANNEL failed.\n*);
return FALSE;
}
return TRUE;
}
/* DeAllocate Channel */
BOOL CPhysical::DeAllocateChannel()
{
SBC_CHANNEL Sbc;
PSBC_CHANNEL pSbc = 4Sbc;
ASSERT( pSbc );
/* Set up structure */
memsetfpSbc, 0, sizeof(SBC_CHANNEL));
pSbc->PRB_SBC_Header.Cmd= P_DEALLOCATE_CHANNEL ;
pSbc->PRB_SBC_Header.HciNuin= 0; // fix this
pSbc->ChannelRequested = 0;
pSbc->ChannelAllocated = 0;
/* Send comnand * /
BusConfig(pSbc);
if ( PS_COMP != pSbc->PRB_SBC_Header.Status )
C
TRACEO(”DEALLOCATE_CHANNEL failed.\n');
return FALSE;
}
return TRUE;
}
/* Allocate Bandwidth */
BOOL CPhysical::AllocateBandwidth()
{
SBC_BANEWIDTH Sbc;
PSBC_BANDWIDTH pSbc = &Sbc;
ASSERT ( pSbc );
/* Set up structure */
memsetfpSbc, 0, sizeof(SBC_BANDWIDTH));
pSbc->PRB_SBC_Reader.Ctnd= P_ALLOCATE_BAfEWIDTH;
pSbc->PRB_SBC_Header.HaNum= 0; // fix this
pSbc->Speed =0; // S100
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pSbc->BandwidthRequested = (4+3)*16 + 32;
pSbc->BandwidthAvailable = 0;
/* Send comnand */
BusConfig(pSbc) ;
if ( PS_C0MP != pSbc->PR3_SBC_Header.Status )
C
TRACEO ("ALLOCATE_BANEWIETK failed. \n*);
return FALSE;
}
return TRUE;

/* DeAllocate Bandwidth */
BOOL CPhysical::DeAllocateBandwidth()
{
SBC.BANEWIDTH Sbc;
PSBC_BANEWIDTH pSbc = &Sbc;
ASSERT( pSbc );
/* Set up structure */
memset(pSbc, 0, sizeof(SBC_BANDWIETH));
pSbc->PRB_SBC_Header.Cmd= P_DEALLOCATE_BANDWIDTH;
pSbc->PRB_SBC_Header.HaNum= 0; // fix this
pSbc->Speed =0; // S100
pSbc->BandwidthRequested = (4+3)*16 + 32;
pSbc->BandwidthAvailable = 0;
/* Send command */
BusConfig(pSbc);
if ( PS_COMP != pSbc->PRB_SBC_Header.Status )
(
TRACEO("DEALLOCATE_BANEWIDTH failed.\n');
return FALSE;
}
return TRUE;

/* Reserve DMA for ISO transmission */
BOOL CPhysical::ReserveDMA()
C
SBC_ISOCH_RESOURCE Sbc;
PSBC_ISOCH_RESOURCE pSbc = &Sbc;
ASSERT( pSbc );
/* Set up structure */
memset(pSbc, 0, sizeof(SBC_ISOCH_RESOURCE));
pSbc->PRB_SBC_Header.Cmd= P_RESERVE_ISOC_CMA;
pSbc->PRB_SBC_Header.HaNum= 0; // fix this
pSbc->PRB_SBC_Header.DevHandle = 1;
pSbc->Channel = 0;
pSbc->ResourceType = ISOCHRONOUS_READ;
/* Send comnand */
BusConfig(pSbc);
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if ( PS_COMP != pSbc->PRB_SBC_Header.Status )
{
TRACEO(“RESERVE_ISOC_DMA failed.\n');
return FALSE;
}
return TRUE;
}
/* Release DMA for ISO transmission */
BOOL CPhysical::ReleaseDMA()
(
SBC_ISOCH_RESOURCE Sbc;
PSBC_ISOCH_RESOURCE pSbc = &Sbc;
ASSERT! pSbc );
/* Set up structure */
memset(pSbc, 0, sizeof(SBC_ISOCH_RESOURCE));
pSbc->PRB_SBC_Header.Cmd= P_RELEASE_ISOC_DMA;
pSbc->PRB_SBC_Header.HaNum= 0; // fix this
pSbc->PRB_SBC_Header.DevHandle = 1;
pSbc->Channel = 0;
pSbc->ResourceType = ISOCHRONOUS_READ;
/* Send command */
BusConfig(pSbc);
if ( PS_COMP != pSbc->PRB_SBC_Header.Status )
{
TRACEO("RELEASE_ISOC_DMA failed.\n');
return FALSE;
)
TRACEO(» DMA released.\n*);
Sleep(1000);
return TRUE;
}
/* Send a packet to the microcontroller, and wait for a response */
BOOL CPhysical::SendMicroPacket(int camera, union micromess *out, union
micromess *in)
{
int i,wait;
/* Setup structure for MCU */
out->form. length += 3;
out->form.to = 4;
out->form.from = 2;
wait = (7+out->form.length-t-2) * 2;
/* swap words */
for (i=0;i<29;i++)
{
out->raw.data[i] = SWAJWORD(out->raw.data[i]);
)
/* Write them into the camera rs232 out buffer */
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AsyncWriteBlock(0,0xl073c,15, (DWORD*)out) ;
/* Send comnand to transmit the packet */
AsyncLock(0,CAMERACOMMAND,0x0000000c,0x00000002.NULL);
/* Wait a while based on the length of the packet */
Sleep(wait);
DWORD value;
/* wait for process to finish */
WaitForComplete(camera,0x00000002,&value);
/* Output status */
TRACE1(“CPhysical::SendMicroPacket = %x\n*.value);
/* should add retry on error here */
/* Read the response packet from the MCU */
AsyncReadBlock(0,0x10700,15,(DWORD*)in) ;
/* Swap the words again */
for (i=0;i<29;i++)
(
in->raw.data[i] = SWAPWORD(in->raw.data[i]);
out->raw.data[i] = SWAPWORD(out->raw.data[i]);
}
/* fix this, don't always return true if there is a failure */
return TRUE;
}
/* Send the fpga bitstream to the camera and tell it to program it */
BOOL CPhysical::LoadFPGA(BYTE ’bitmap, int size)
{
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS
int i;
BYTE data(32768];
/* Move bitstream into temporary buffer */
for (i=0;i<size,-i++)
data[i]=bitmap[i];
/* Swap the words */
for (i=0;i<16384;i++)
{
((WORD *)data) [i] = SWAPWORD (((WORD *)data)[i]);
}
/* Write them into the buffer for loading in the DSP */
AsyncWriteBlock(0,0x40000,32768/4,(DWORD *)data);
DWORD value;
/* Send the command to program the FPGA */
AsyncLockt 0,CAMERACOMMAND,0x00000020,0x00000010,NULL);
Sleep(500);
WaitForComplete(camera, 0x00000010,ivalue);
/* Return false on an error */
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if (value & 0x00000020) return FALSE;
return TRUE;
)
/* Reset the FIFOs by sending a series of coranands to the FPGA */
BOOL CPhysical::ResetFIFO()
{
int camera=0; //FIX THIS FOR MULTIPLE CAMERAS
DWORD value;
/* Assert RS lines on FIFO */
if (LockWait(camera,OxffffOOOO,0x18010040,10,0x00000040,ivalue)==FALSE)
return FALSE;
/* Release RS lines on FIFO */
if (LockWait(camera,OxffffOOOO,0x18000040,10,0x00000040,ivalue)==FALSE)
return FALSE;
/* Program almost flags */
if (LockWait(camera,OxffffOOOO,0x18020040,10,0x00000040,ivalue)==FALSE)
return FALSE;
/* Clear control lines */
if (LockWait(camera,OxffffOOOO,0x18000040,10,0x00000040,ivalue)==FALSE)
return FALSE;
return TRUE;
)
/* Prepare the 1394 card for capture */
BOOL CPhysical::StartCapture()
{
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS
DWORD value;
/* Setup the ISO channel, if it fails, leave! serious error */
ASSERT(LocklSOChannel()) ;
/* begin ISO thread */
m_asyncrun = TRUE;
m_asyncstopped = FALSE;
m_asyncthread = AfxBeginThread(Monitorl394IsoEvents, this);
/* Reset the FIFOs */
ResetFIFO();
/* Set capture flag */
if (LockWait(camera,OxffffOOOO,0xl80400c0,200,0x00000040,fcvalue)— FALSE)
C
StopCaptureO ;
return FALSE;
}
/* Read back it back to make sure */
LockWait(camera,OxffffOOOO,0x080400c0,200,0x00000040,ivalue);
return TRUE;
}
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/* Shutdown the 1394 card for capture * /
BOOL CPhysical::StopCapture()
t
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS
DWORD valuer
/* Stop the capture in the camera */
LockWait (camera, Oxffff0080, 0x18000040,100, OxOOOOOOcO,ivalue) ,/* Stop the ISO thread, should probably use a semiphore for this */
m_asyncrun = FALSE;
while(m_asyncstopped == FALSE)
{
Sleep(0);
)
/* Release the ISO channel */
ASSERT(UnLocklSOChannel());
return TRUE;
)
/* Send coded processing algorithm parameters to the camera */
BOOL CPhysical::SendCoded(BYTE *coded)
{
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS
int i;
DWORD value;
// Bit 12 = 0 for read, 1 for write
// For Write:
//
Bit 11 = 0 for 64 bit register
//
64 bit register (8x8)
//
bits 10 to 8 (0 to 7) address
//
bits 7 to 0 data
//
Bit 11 = 1 for RAM write
//
RAM Write
//
bit 10 = 0 for RAM Address write/Base register write
//
Base register write
//
bits 9 to 8 = “00', *01', "10'
//
bits 7 to 0 data
//
RAM Address write
//
bits 9 to 8 = *11'
//
bits 7 to 0 data (address lines)
//
bit 10 = 1 for RAM Data write
//
RAM Data Write
//
Low byte
II
bits 9 to 8 = "00', *10'
II
bits 7 to 0 data (low byte)
//
High byte
II
bits 9 to 8 = *01', *11'
II
bits 7 to 0 data (high byte)
I I For Read:
// Bit 11 = 1 for base register input
//
Base register input
II
8bits move to outputshifter
// Bit 11 = 0 for 64 bit register read
//
64 bit register read (8x8)
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//
//

bits 10 to 8 (0 to 7) address
data moved to output shifter

TRACEO("Sending Parameters:*);
I * Send all 8 */
for(i=0;i<8;i+-t-)
{
// Write
if (LockWait(camera,OxffffOOOO,((0x1000 | (i « 8) | coded(il) « 16) |
0x0040,100, 0x00000040, &value) — FALSE) return FALSE;
I I Read back
//
if (LockWait(camera,OxffffOOOO,((0x0000 | (i « 8) | 0 ) « 16) |
0x0040,10, 0x00000040,&value)==FALSE) return FALSE,TRACEK" %2x",coded[i]);
}
TRACEO{" Done.\n');
return TRUE;
}
/* Program internal 16x16 bit RAM in FPGA */
BOOL CPhysical::SendLUT(BYTE 'data)
(
int camera=0; I I FIX THIS FOR MULTIPLE CAMERAS
int i;
EWORD value;
TRACEO("Loading roms:');
for(i=0,-i<16;i++)
{
if (LockWait(camera,OxffffOOOO,((OxlcOO | data[i*2]) « 16) |
0x0040,10,0x00000040,&value)==FALSE) return FALSE;
if (LockWait(camera,OxffffOOOO, ((OxldOO | data[i*2+l]) « 16) |
0x0040,10,0x00000040,&value)==FALSE) return FALSE;
if (LockWait(camera,OxffffOOOO,((OxlbOO | i) « 16) |
0x0040,10,0x00000040,ivalue)==FALSE) return FALSE;
TRACEK" %d*,i);
}
TRACEO(“ Done.\n”);
return TRUE;
}
/* Send camera parameters to MCU */
BOOL CPhysical::SendParams(int *params)
C
int camera=0; // FIX THIS FOR MULTIPLE CAMERAS
union micromess out, in;
BYTE coded[4];
/* Process
coded[0] =
codedtl] =
coded[2] =
coded[3] =

the first into 8 bit values */
((params[0]-100) *255) MOO;
((params[1]-100)*255)/400;
(pcirams[2]*255)/100;
(params[3]*2551/100;

/* Setup the MCU packet */
out.form.length = 9;
out.form.type = 0x33;
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out.form.data[0]
out.form.data[l]
out.form, data[2]
out.form.data[3]
out.form.data[4]
out.form.data[5]
out. form,data [6]
out.form.data[7]
out. form.data[8]

=
=
=
=
=
=
=
=
=

4;
0;
coded[0];
1;
codedtl];
2;
coded[2],3;
coded [3];

/* Send it */
if (SendMicroPacket(camera,&out,&in)==FALSE) return FALSE;
return TRUE;
}
/* Wait for a coitmand it to be completed */
BOOL CPhysical::WaitForComplete(int camera, UIWT mask, EWORD 'value)
{
int a=l,i=0;
/* Loop for a while */
while(a)
(
/* Allow other processes to run '/
Sleep(0) ;
i++;
/* Read the register '/
if (AsyncReadfcamera,CAMERACOMMAND,value)==FALSE) return FALSE;
/' Check if we met the condition */
if (('value & mask) -= 0) a=0;
/* Leave if we tried over 1000 '/
if (i>1000)
C
return FALSE;
)
}
return TRUE;
}
/' Change a bit and wait for some condition on the same register */
BOOL CPhysical::LockWait(int camera, EWORD mask, EWORD ored, int pause, EWORD
maskwait, EWORD 'value)
(
/* Write the comnand */
if (AsyncLock(camera,CAMERACOMMAND,mask,ored,NULL)==FALSE)
{
return FALSE;
}
else
C
/* Wait a bit '/
Sleep(pause);
/* Check to see if it finished '/
if (WaitForConplete (camera, maskwait, value) =FALSE)
{
return FALSE;
}
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}
return TRUE;
}

D.5.12 Image Class
D.5.12.1 Image.h
// Image.h: interface for the CImage class.
//
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

#if !defined(AFX_IMAGE_H 7142DC74_2B98_11D2_A11F_0000C0059AB9 INCLUDED.)
#define AFX_IMAGE_H 7142DC74_2B98_11D2_A11F_0000C0059AB9 INCLUDED.
#if _MSC_VER >= 1000
(tpragma once
#endif // _MSC_VER >= 1000
class CImage
{
private:
HLOCAL m_BitMem;
HLOCAL m_BitGroups;
int m.totalgroups;
int m.usedgroups;
int m_linespergroup;
int m_width;
int m_cotallines;
int m_usedlines;
public:
CSize GetScrollSize();
void CopyAll(CDC *pDC);
BOOL CanCopyAll();
void Paint(CDC* pDC);
void DestroyO ;
void Createtint width,int numgroups);
int GetTotalLinesO ;
int GetWidth();
BYTE 'GrabLine(int line, HLOCAL 'handle, BOOL expand);
int GetValue(int x, int y);
CImage () ,CImage (int width) ,virtual -CImage(),};
#endif // !defined(AFX_IMAGE_H_7142DC74_2B98_11D2_A11F_OOOOC0059AB9

INCLUDED.)

D.5.12.2 Image.cpp
// Image.cpp: implementation of the CImage class.
//

// Create a fixed width, length variable sized gray scale image
// with the ability to have more data added on without using
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// reallocO which is too slow.
// This class uses windows global memory to hold the image data.
//
llllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllll

#include
♦include
♦include
♦include

"stdafx.h”
"Larch.h”
"Image.h”
"Imageline.h”

♦ifdef _DEBUG
♦undef THIS_FILE
static char THIS_FILE[] = FILE
♦define new DEBUG_NEW
♦endif

;

//////////////////////////////////////////////////////////////////////

// cons taint definitions
♦define DEFAULTWIDTH 1024 /* Default image width »/
♦define DEFAULTGROUPS 4 /* Default groups for initialization */
♦define INCREMENTGROUPS 4 /* Number of groups to expand when more space is
required */
// Construction/Destruction
//////////////////////////////////////////////////////////////////////

/* Default Constructor, if no arguments passed, create image of default widths
and groups */
CImage::CImage()
{
Create(DEFAULTWIDTH,DEFAULTGROUPS);
}

/* Destructor, unallocate all memory */
CImage::-CImage()
C
Destroy0;
}
/* Constructor with 1 argument (width) */
CImage::CImage(int width)

(
Create(width,DEFAULTGROUPS),)

/* Constructor with 2 arguments (width and number of groups */
void CImage::Create(int width, int numgroups)
{
int i,j;
BITMAPINFO *bmi;
// BYTE *data;
HLOCAL ‘groups;
/ * Image must be a multiple of 4 as rewuired by SetDIBitsToDevice() */
width=max (4,width) ;
m_width= (((width+3) » 2) « 2);
/* Compute the number of lines in 65KB blocks of RAW */
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m_linespergroup=65536/m_width;
/ * Allocate memory for bitmap header (including palette) */
m_BitMem = LocalAlloc (LMEM_ZEROINIT | LMEM_MOVEABLE, sizeof(BITMAPINFOHEADER)
+ (sizeof(RGBQUAD) * 256));

/* get a pointer handle, and initialize the palette (gray scale) */
bmi = (PBITMAPINFO) LocalLock(m_BitMem);
for (i =0; i < 256; i++)
{
bmi->fcmiColors[i].rgbRed=LOBYTE(i);
fcmi->fcmiColors[i].rgbGreen=LOBYTE(i);
fcmi->fcmiColors[i].rgbBlue=LOBYTE(i);
bmi->bmiColors [i].rgbReserved=0;
}
/* Create header */
bmi->bmiHeader.biSize=sizeof(BITMAPINFOHEADER); I I required
bmi->bmiHeader.biWidth=m_width; // width
bmi->fcmiHeader.biHeight=m_linespergroup; // height per group
bmi->bmiHeader.biPlanes=l; // one plane (gray scale)
bmi->bmiHeader.biBitCount=8; // 8 bits per plane
bmi->bmiHeader.biCompression=BI_RGB; I I No compression
bmi->bmiHeader.biSizeImage=0; // unknown at this point
// bmi->bmiHeader.biXPelsPerMeter=GetDeviceCaps(hdc,HORZRES)/
GetDeviceCaps(hdc,HORZSIZE); // DPI not important
// bmi->bmiHeader.biypelsPerMeter=GetDeviceCaps(hdc,VERTRES)/
GetDeviceCaps(hdc,VERTSIZE);
bmi->bmiHeader.biClrUsed=256; // number of palette entries used: 256
bmi->bmiHeader.biClrImportant=256; // number of important entries: 256
LocalUnlock(m_BitMem) ;
// (SDI documents will reuse this document)
/* setup image varibales */
m_totalgroups = numgroups;
m_usedgroups = 0;
m_usedlines = -1;
/* allocate an array to hold the pointers to each group */
m_BitGroups = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE,
sizeof(groups)*m_totalgroups);
groups = (HLOCAL*) LocalLock(m_BitGroups);
for (j=0;j<m_totalgroups;j++)
C
/* allocate image data for each group */
groups[j] = LocalAlloc(LMEM_ZEROINIT | LMEM_MOVEABLE,
m_width*m_linespergroup);
II

Test image for debugging (diagnoal gradient flow)

/*

BYTE *data;
data = (PBYTE) LocalLock(groups[j]);
for (i=0;i<m_width*m_linespergroup;i++)
data[i]=(i + ((i » 8)) + j*64) & 255;
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LocalUnlock(groups[j]);
m_usedlines=10;
*/
II

End test image
}
LocalUnlock(m_BitGroups);

}
I * Release all memory allocated for image */
void CImage::Destroy()

{

int j;
HLOCAL 'groups;
/' Release all groups */
groups = (HLOCAL*) LocalLock(m_BitGroups) ;
for (j=0; j<m_totalgroups;j++)
(
LocalFree(groups(j]);
}
LocalUnlock(m_BitGroups);
/* Release group list */
LocalFree(m_BitGroups);
/* Release bitmap header */
LocalFree(m_BitMem);
1
/* Paint/Update image on screen */
void CImage::Paint(CDC * pDC)
C
3ITMAPINFO *bmi;
BYTE *data;
HLOCAL 'groups;
int j,gs,gf,i,k,gl, last;
CRect reg,draw;
/* Any lines to repaint? */
last = m_usedlines - 1;
if (last<0) return;
/* Get regin to update */
pDC->GetClipBox(Streg) ;
/* Get pointers to image blocks */
bmi = (PBITMAPINFO) LocalLock(m_BitMem);
groups = (HLOCAL*) LocalLock(m_BitGroups);
/*
gs
gf
gl

Determine which segments of images is needed to be accessed */
= reg.TopLeftO .y / m_linespergroup;
= min(reg.BottomRight() .y,last) / m_linespergroup;
= last / m_linespergroup;

// TRACE41 “Refresh: %d %d %d %d\n',gs,gf,gl,reg.Width0) ;
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/* Update the segments */
for (j=gs;j<=gf;j++)
{
k = 0;
i = m_linespergroup;
/* Special consideration for last segment */
if (j==gl)
{

i = (last % m_linespergroup) +• 1;
Ic = m^_linespergroup - i;
}
data = (PBYTE) LocalLock(groups[j]);
/* Use SetDIBitsToDevice to render bitmaps */
SetDIBitsToDevice (pDC->mJiDC,
reg.TopLeft().x,j*m_linespergroup,
reg.Width!),i,
reg.TopLeftO .x, 0,
0, i,
data+k*m_width,bmi,DIB_RGB_COLORS) ;
LocalUnlock(groups[j]);
}
/* Release pointers */
LocalUnlock(m_BitGroups);
LocalUnlock(m_BitMem);
/* Test to place test at top of window */
// pDC->TextOut(0,0,text);
}
/* Used by UI to determine if the image can be copied */
BOOL CImage::CanCopyAll()
{
if (m_usedlines > 0)
C
return TRUE;
}
else
C
return FALSE;
}
)
/* Copy all of the display to the clip board */
void CImage::CopyAll(CDC * pDC)
{
TRACEO("UnComp::CopyAll()\n*);
CWaitCursor wait;
BITMAPINFO *brii, *gbni;
HGLOBAL bitmem;
BYTE "data,'sdata;
HANDLE test;
HLOCAL ‘groups;
int last;
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last = m_usedlines - 1;
/* Allocate memory for uncompressed clip image */
bitmem = GlobalAlloc (GMEM_ZER0INIT | GMEM_MOVEABLE | GMEM_DDESHARE ,
LocalSize(m_BitMem) + (m_width * m_usedlines) ),TRACE1 ("UnComp::CopyAll(bitmem(size)=%d)\n',GlobalSize(bitnvem));
/* Get pointers to segments */
bmi = (PBITMAPUJFO) LocalLock (m_BitMem),gfcmi = (PBITMAPINFO) GlobalLock(bitmem) ;
/* Copy bitmap header */
memcpy(gbmi,bmi,LocalSize(m_BitMem));
LocalUnlock(m_BitMem) ;
/* Setup more bitmap information */
gbmi->bmiHeader.biHeight = last;
gbmi->bmiHeader.biSizeImage = 0; //m_width * m_usedlines;
gfcrti->bmiHeader.biXPelsPerMeter=pDC->GetDeviceCaps (HORZRES) / pDC>GetDeviceCaps(HORZSIZE);
gfcmi->bmiHeader.biYPelsPerMeter=pDC->GetDeviceCaps (VERTRES) / pDC>GetDeviceCaps(VERTSIZE);
data = (BYTE*) gfcmi + LocalSize(m_BitMem);
int j,i,k,gl;
gl = last / m_linespergroup;
groups = (HLOCAL*) LocalLock(m_BitGroups)

;

/* Move contents of segments into clip board image */
/* Image is inverted for Windows, bottom to top */
for (j=gl;j>=0;j--)
{
sdata = (PBYTE) LocalLock(groups[j]);
if (j!=gl)
C
memcpy(data,sdata,LocalSize(groups[j]))
data += LocalSize(groups[j]);
>
else
{
i = (last % m_linespergroup) + 1;
k = m_linespergroup - i;
memcpy (data,sdata+(k*m_width),i*m_width);
data += (i*m_width) ;
}

LocalUnlock(groups[j]);
}

/* Release pointers */

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

547

University of Windsor

LocalUnlock(m_BitGroups) ;
GlobalCJnlock(bitmem) ;
/* Set clipboard to a device independant bitmap */
/* Don't have to render it for other applications */
test = SetClipboardData (CF_DIB, bitmem) ;
return;
}
/* Returns total lines in image, to reviel protected data */
int CImage::GetTotalLines()
t

return m_totallir.es;
}
/* Returns width of image, to reviel protected data */
int CImage::GetWidth()
f

return m_width;
}

/* Grab a pointer to a single line from group of segments */
BYTE *CImage::GrabLine(int line, HLOCAL ‘handle, BOOL expand)
C
int i,j;
HLOCAL ‘groups;
BYTE ‘pointer;
DWORD err;
‘handle = NULL;
/* May have to grow segemtns if the line doesn't exists */
if (line >= m_totalgroups*m_linespergroup)
{
/‘ If expand is set, grow segments if necessary */
if (expand— TRUE)
{
i = line/m_linespergroup + HJCREMEOTGROUPS;
/* Get pointers */
m_BitGroups = LocalReAlloc(m_BitGroups,
LMEM_ZEROINIT | LMEH.MOVEABLE) ;
ASSERT(m_BitGroups);

sizeof(groups)*i,

groups = (HLOCAL*) LocalLock(m_BitGroups);
ASSERT (groups);
/* Create new segments */
for (j=m_totalgroups;j<i;j++)
{
groups[j] = LocalAlloc(LMEM_ZEROINIT | LMEMJIOVEABLE,
m_width*m_linespergroup);
err = GetLastErrorO ;
ASSERT(groups [j]);
}
/* Release potiners */
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LocalUnlock(m_BitGroups);
m_totalgroups=i;
}

else
{
return NULL;
}
}

/* Return NULL line doesn’t exist */
if (line > m_usedlines)
{
if (expand == FALSE)
{

return NULL;
}

}

/* Get pointers */
groups = (HLOCAL*) LocalLock(m_BitGroups);
/* Get pointer to inside of segment */
*handle = groups[line/m_linespergroup],pointer = (PBYTE) LocalLock!'handle) + (m_linespergroup - 1 - (line %
m_linespergroup))*m_width;
/* Release one of the pointers, the reset will be release later '/
LocalUnlock(m_BitGroups);
/' Update object data '/
m_totallines = max(line,n\_totallines) ;
m_usedlines = max(line,m_usedlines);
/'If this pointer is bad, something is serious wrong, stop the application '/
if (pointer==NULL)
C
AfxAbort();
}

return pointer;

/' Get a gray value from the segments '/
int CImage::GetValue(int x, int y)
(
CImageline 'line;
int value;
/* Grab a pointer to a line */
line = new CImageline(this, y, FALSE);
/' The we are off of it, return -1 */
if (line->m_pointer=NULL)
{
value=-l;

)
else
{
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value=line->m_pointer[x];
}

delete line;
return value;

)
/* Create a CSize element with image size and height */
CSize CImage::GetScrollSize()
{

CSize size(GetWidthl),max(m_usedlines,0));
return size;
}

D.5.13 Imageline Class
D.5.13.1 Imageline.h
// Imageline.h: interface for the CImageline class.
//

//////////////////////////////////////////////////////////////////////

#if [defined(AFX_IMAGELINE_H_7142DC75_2B98_11D2_A11F_0000C0059AB9 INCLUDED.)
♦define AFX_IMAGELINE_H_7142DC75_2B98_11D2_A11F_0000C0059AB9_INCLUDED_
♦if _MSC_VER >= 1000
♦pragma once
♦endif // _MSC_VER >= 1000
class CImageline

(
public:
BYTE *m_pointer;
private:
HLOCAL m_handle;
public:
CImageline(CImage *base, int line, BOOL expand);
virtual -CImageline();
};
♦endif //
!defined(AFX_IMAGELINE_H_7142DC75_2B98_11D2_A11F_0000C0059AB9 INCLUDED.)

D.5.13.2 Imageline.cpp
// Imageline.cpp: implementation of the CImageline class.
//

//////////////////////////////////////////////////////////////////////

♦include
♦include
♦include
♦include

"stdafx.h*
“Larch.h*
"Image.h*
"Imageline.h*
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#ifdef _DEBUG
#undef THIS_FXLE
static char THIS_FILE[]=_FILE_;
#define new DEBUG_NEW
(tendif
//////////////////////////////////////////////////////////////////////

// Construction/Destruction
//////////////////////////////////////////////////////////////////////

CImageline::CImageline(CImage 'base, int line, BOOL expand)
{
/* Grab a line using the CImage class */
m_pointer=base->GrabLine(line, &m_handle, expand);
}
CImageline::-CImageline()
{
/* Release the global memory on destruction */
if (m_pointer!=NULL)
{
LocalUnlock(m_handle);
)

m_pointer=NULL;
}

D.5.14 CCamParams Class
D.5.14.1 CamParams.h
*if Sdefined(AFX_CAMPARAMS_H 616C9683_464A_11D2_A13C_0000CQ059AB9 INCLUDED.)
((define AFX_CAMPARAMS_H 616C9683_464A_11D2_A13C_0000C0059AB9 INCLUDED_
#if _MSC_VER > 1000
((pragma once
((endif // _MSC_VER > 1000
// CamParams.h : header file
//

/////////////////////////////////////////////////////////////////////////////

// CCamParams dialog
class CCamParams : public CDialog
C
// Construction
public:
CCamParams(CWnd* pParent = NULL);
void SetParams(int *params);
void GetParams(int 'params);

// standard constructor

private:
CStatic *m_textgainl,*m_textgain2,*m_textoffsetl,*m_textoffset2;
CEdit *m_editgainl,*m_editgain2,*rn_editoffsetl,*n\_editoffset2 ;
CSpinButtonCtrl *m_spingc»inl, *m_spingain2,*m_spinoffsetl, *m_spinoffset2;
4riK m
f^1.
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// Dialog Data
m CAFXJ3ATA (CCamParams)
enum C IDD = IDD_CAMERA };
//}}AFX_DATA

// Overrides
// ClassWizard generated virtual function overrides
//((AFXJ/IRTUAL (CCamParams)
protected:
virtual void DoDataExchange(CDataExchange' p D X ) // DDX/DDV support
//}}AFX_VIRTUAL
// Implementation
protected:
// Generated message map functions
// {(AFXJ4SG (CCamParams)
virtual BOOL OnlnitDialogO ;
virtual void OnOKO ;
//})AFX_MSG
DECLARE_MESSAGE_MAP ()

};
//({AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations immediately before
the previous line.
#endif //
!de fined (AFX_CAMPARAMS_H_616C9683_464A_11D2_A13C_0 000C0059AB9

INCLUDED_)

D.5.14.2 CamParams.cpp
// CamParams.cpp : implementation file

//
// Dialog control for camera internally MCU settings.
♦include "stdafx.h”
♦include "Larch.h'
♦include “CamParams.h"
♦ifdef _DEBUG
♦define new DEBUG_NEW
♦undef THIS_FILE
static char THIS_FILE [] = _ F I L E _ ;
♦endif
lllllllllllillllllllllimillllllllllllllllllllllllllllllllllllllllllllllllll
I I CCamParams dialog

CCamParams::CCamPcirams(CWhd* pParent /*=NULL*/)
: CDialog(CCamParams::IDD, pParent)

C
//((AFX_DATA_INIT(CCamParams)
//}}AFX_DATA_INIT

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

552

University o f Windsor

void CCamParams::DoDataExchange(CDataExchange* pDX)

{
CDialog::DoDataExchange(pDX);
//{{AFX_DATA_MAP(CCamParams)
//)}AFX_DATA_MAP

BEGIN_MESSAGE_MAP(CCamParams, CDialog)
//{(AFX_MSG_MAP(CCamParams)
//}}AFX_flSG_MAP
END_MESSAGE_MAP()

/////////////////////////////////////////////////////////////////////////////
// CCamParams message handlers
BOOL CCamParams::0nlniCDialog()

C
CDialog::OnInitDialog();
// TODO: Add extra initialization here
/* Get pointers to the controls */
m_textgainl = (CStatic*)GetDlgItem(IDC_STATICGAINl);
m_editgainl = (CEdit*)GetDlgItem(IDC_EDITGAINl);
m_spingainl = (CSpinButtonCtrl')GetDlgItem(IDC_SPINGAINl);
m_textgain2 = (CStatic*)GetDlgXtem(IDC_STATICGAIN2);
m_editgain2 = (CEdit*)GetDlgItem(IDC_EDITGAIN2);
m_spingain2 = (CSpinButtonCtrl*)GetDlgXtem(IDC_SPINGAIN2);
m_textoffsetl = (CStatic*)GetDlgItem(IDC_STATICOFFSETl);
nueditoffsetl = (CEdit*)GetDlgItem(IDC_EDITOFFSETl);
m_spinoffsetl = (CSpinButtonCtrl*)GetDlgXtemtIDC_SPINOFFSETl),
m_cextoffset2 = (CStatic*)GetDlgItem(IDC_STATICOFFSET2);
nv_editoffset2 = (CEdit*)GetDlgItem(IDC_EDITOFFSET2) ;
m_spinoffset2 = (CSpinButtonCtrl*)GetDlgltemtIDC_SPINOFFSET2);
/* Set the text limit on the fields */
m_editgainl->LimitText(3);
m_editgain2->LimitText(3);
m_editoffsetl->LimitText(3) ;
m_editoffset2->LimitText(3);
/* Set ranges on the spin controls */
m_spingainl->SetRange(100,500);
m_spingain2->SetRange(100,500);
m_spinoffsetl->SetRange(0,100);
m_spinoffset2->SetRcinge(0,100) ;
char temp[10];
/* Set the text fields */
m_editgainl->SetWindowText(itoa(m_params[0],temp, 10)) ;
m_editgain2->SetWindowText(itoa (m_params[1],temp,10));
m_editoffsetl->SetWindowText(itoa(m_parcims[2I,temp,10)) ;
m_editoffset2->SetWindowText(itoa(m_params[3I,temp,10));
/* Set spin control values */
m_spingainl->SetPos im_params[0]);
m_spingain2->SetPos(m_params[1]);
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m_spinoffsetl->SetPos(m_params[2]);
m_spino ffset2->SetPos (m_params [3]) ;
/* Disable the Second channel functions since we don't have it */
m_textgain2->EnableWindow(FALSE);
m_editgain2->EnableWindow(FALSE),m_spingain2->EnableWindow(FALSE),m_texto ffset2->EnableWindow(FALSE);
m_editoffset2->EnableWindow(FALSE);
m_spinoffset2->EnableWindow(FALSE);
return TRUE;

// return TRUE unless you set the focus to a control
// EXCEPTION; OCX Property Pages should return FALSE

}

void CCamParams::OnOK()
(

I I TODO: Add extra validation here
int value,check=0;
char temp[10];
int params [4];
/* Check inputs to make sure they are in range "I
m_editgainl->GetWindowText(temp,9);
value = atoi(temp);
if (value < 100 || value > 500)

{
MessageBox("Gain Multiplier Channel 1 must be greater than 99 and less
than 501.',"Parameter Error',MB_ICONEXCLAMATION);
check++

}
else params[0] = value;

/*
m_editgain2->GetWindowText(temp,9);
value = atoi(temp);
if (value < 100 || value > 500)

C
MessageBox("Gain Multiplier Channel 2 must be greater than 99 and less
than 501.','Parameter Error',MB_ICONEXCLAMATION);
check++;

}
else params[1] = value;

•/
m_editoffsetl->GetWindowText(teinp,9) ;
value = atoi(temp);
if (value < 0 || value > 100)

{
MessageBox ("Offset Channel 1 must be greater than equal to 0 and less than
101.', 'Parameter Error',MB_ICONEXCLAMATION);
check++;

)
else params[2] = value;

/*
m_editoffset2->GetWindowText(temp, 9);
value = atoi(temp);
if (value < 0 || value > 100)

{
MessageBox ("Offset Channel 1 must be greater than equal to 0 and less than
101.', 'Parameter Error',MB_ICONEXCLAMATION) ;

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

554

Univetsity o f Windsor

check*+ ;
}
else params[3] = value,-

*/
/ ♦ I f ok, return from dialog */
if ('.check)

{
int i;
for (i=0,-i<4,-i*+) m_params[i]=params[i] ,CDialog: :OnOK(),-

}
/* Return paramters to calling function */
void CCamParams:-.GetParams (int ‘params)

{
int i;
for (i=Q;i<4;i++)

{
params[i]=m_params[i],-

1
}

/* Set parameters from calling function */
void CCamParams::SetParams(int ‘params)

C
int i;
for (i=0;i<4;i++)

{
m_params[i]=params[i];

)
}

D.5.15 CParams Class
D.5.15.1 Params.h
#if !defined(AFX_PARAMS_H_AlFA25B8_4QC9_llD2_A13A_0000C0059AB9 INCLUDED.)
•define AFX_PARAMS_H A1FA25B8_4QC9_11D2_A13A_0000C005 9AB9 INCLUDED.
•if _MSC_VER > 1000
•pragma once
•endif // _MSC_VER > 1000
II Params.h : header file

II
/////////////////////////////////////////////////////////////////////////////
H CParams dialog
•define GETPARAMS_MAX 8
class CParams : public CDialog

{
II Construction
private:
CStatic ‘nutext[GETPARAMS_MAX] ;
CEdit *m_edit[GETPARAMSJ4AX] ;
CSpinButtonCtrl *m_sp in [GETPARAMSJffiX] ;
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BYTE *m_prcbloc)c,'m_rules;
BYTE m.total;
int nupararas [GETPARAMS.MAX] ;
public:
void SetParams (int 'params);
void GetParams(int 'params);
CParams(CWnd* pParent = NULL, BYTE 'prcblock = NULL);
constructor

// standard

// Dialog Data
/1 1 {AFX_DATA(CParams)
enum { IDD = IDD_PARAMS );
// NOTE: the ClassWizard will add data members here
//}}AFX_DATA

II Overrides
// ClassWizard generated virtual function overrides
//{{AFX_VIRTUAL(CParams)
protected:
virtual void DoDataExchange(CDataExchange* pDX);
// DDX/DDV support
//}}AFX_VIRTUAL
// Implementation
protected:
// Generated message map functions
//{{AFX_MSG(CParams)
virtual BOOL OnlnitDialog();
virtual void OnOKO;
//}}AFX_MSG
DECLARE_MESSAGE_MAP()
);
// C(AFX_INSERT_LOCATION)}
// Microsoft Visual C++ will insert additional declarations intnediately before
the previous line.
Oendif II
!defined (AFX_PARAMS_H_A1FA25B8_40C9_11D2_A13A_OOOOCOOS9AB9

INCLUDED.)

D.5.15.2 Params.cpp
// Psurams.cpp : implementation file

//
// Read paramters from video processor data and set up a
II dialog box with rules to follow.
♦include “stdafx.h*
♦include “Larch.h'
♦include “Params.h*
♦ifdef .DEBUG
♦define new DEBUG.NEW
♦undef THIS.FILE
static char THIS_FILE[] =
♦endif
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lllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllll
I I C Pararris dialog

CParams::CParams(CWnd* pParent /*=NULL*/, BYTE ‘prcblock)
: CDialog(CParams::IDD, pParent)

{
//{(AFX_DATA_INIT(CParams)
// NOTE: the ClassWizard will add member initialization here
//}}AFX_DATA_INIT
m_prcblock = prcblock;

void CParams::DoDataExchange(CDataExchange* pDX)

{
CDialog::DoDataExchange(pDX);
//({AFX_DATA_MAP(CParams)
// NOTE: the ClassWizard will add DDX and DDV calls here
//}}AFX_DATA_MAP

BEGIN_MESSAGE_MAP(CParams, CDialog)
//({AFX_MSG_MAP(CParams)

//))AFX_MSG_MAP
END_MESSAGE_MAP()
/////////////////////////////////////////////////////////////////////////////
// CParams message handlers
BOOL CParams::OnInitDialog()

{
CDialog::OnInitDialog();
// TODO: Add extra initialization here
/* Create array of resource IDs for dialog controls */
static int i_text[GETPARAMS_MAX] = (IDCJTEXTl, IDC_TEXT2, IDC_TEXT3,
IDC_TEXT4,
IDC_TEXT5, IDC_TEXT6, IDC_TEXT7, IDC_TEXT8);
static int i_edit[GETPARAMS_MAX] = (IDC_EDIT1, IDC_EDIT2, IDC_EDIT3,
IDC_EDIT4,
IDC_EDIT5, IDC_EDIT6, IDC_EDIT7, IDC_EDIT8};
static int i_spin[GETPARAMS_MAX] = (IDC_SPIN1, IDC_SPIN2, IDC_SPIN3,
IDC_SPIN4,
IDC_SPIN5, IDC_SPIN6, IDC_SPIN7, IDC_SPIN8>,int i,j,k;
BYTE ‘point = m_prcblock;
/* Set dialog title based on video processor name

* /

SetDlgltemText(IDC_TITLE,(LPCTSTR)point);
point += (strlent(LPCTSTR)point)+l);
m_total = ‘point;
point++;
I I

point is at default values
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// point += ULtotal'sizeof(int) ;
for (i=0;i<GETPARAMSJ4AX; i++)

{
/* Get pointers to the resources */
m_text[i] = (CStatic')GetDlgItem(i_text[i]);
m_edit[i] = (CEdit*)GetDlgItem(i_edit[i]);
m_spin[i] = (CSpinButtonCtrl')GetDlgItem(i_spin[i]);
/* Set the text limit to 5 chars and zero out the fields */
m_edit[i]->LimitText(5);
m_edit[i]->SetWindowText(”*);
/* Set the maximum range from 0 to 65535 on the spin controls */
m_spin[i]->SetRange(0,65535);
/* Set the actual parameters '/
m_spin[i]->SetPos(m_params[i]);

for (i=0;i<m_total;i++)
C
/ • Enable the controls provided by the video processor */
m_text[i]->EnableWindow(TRUE) ;
nuedit [i] ->En£ibleWindow(TRUE) ;
m_sp in[i]->EnableWindow (TRUE) ;
/ * Set the text of the controls */
m_text[i]->SetWindowText((LPCTSTR) point);
point *= (strlent(LPCTSTR)point)+1);

/* Set the rest of the controls to 0 */
for (i=m_total;i<GETPAHAMS_MAX;i++)
{
m_spin[i]->SetPos(0) ;
}
int up,low;
[DWORD value;
m_rules = point;
/* Set maximum and minimums of the controls based on the */
/* parameter rules */
while (*point!=255)
{
i = 'point;
point++;
value = n\_spin[i]->GetRange() ;
low = HIWORD(value);
up = LOWORD(value);
j = 'point;
point++;
lc = 'point + (*(point+l) «
point += 2;

8);

switch (j)
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(
case 0: // greater than static
low = k+1;
break;
case 1: // lesser than static
up = k-1;
break;
case 2: // greater than equal static
low = k;
break;
case 3: // lesser them equal static
up = k;
break;
}

m_spin[i]->SetRange(low,up);
m_spin[il->SetPos(m_params[i]!;
}

return TRUE;

// return TRUE unless you set the focus to a control
// EXCEPTION: OCX Property Pages should return FALSE

}

void CParams::OnOK()
{

// TODO: Add extra validation here
/* User pressed OK */
int i,j,k;
BYTE “point = m_rules;
int valuel,value2;
int error;
char temp[10];
CString titlel,title2,problem,message;
/* Check the rules based on the users input */
while (“point!=255)

{
error = 0;
i = “point;
point++;
valuel = m_spin[i]->GetPos();
if (HIWORDtvaluel))

(
n\_edit [i]->GetWindowText (temp,9) ;
valuel = atoi(temp);

}
else

(
valuel = LOWORD(valuel);

)
j = “point;
point++;
k = “point +■ (*(point+l) «
point += 2;
awiuui

8) ;

\j i

C
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case 0: // greater than static
if (valuel <= k)

{
problem = "greater than’;
error = 2;
}
break;
case 1: // lesser than static
if (valuel >= k)

{
problem = "lesser than';
error = 2;
}

break;
case 2: // greater them equal static
if (valuel < k)

{
problem = "greater than equal to’;
error = 2;

}
break;
case 3: // lesser than equal static
if (valuel > k)

{
problem = "lesser than equal to’;
error = 2;

}
break;
case 4: // greater than index
value2 = m_spin[k]->GetPos();
if (valuel <= value2)

{
problem = "greater than’;
error = 1;

}
break;
case 5: II lesser than index
value2 = m_spin[k]-x3etPos() ;
if (valuel >= value2)

C
problem = "lesser than';
error = 1;
}
break;
case 6: I I greater than equal index
value2 = m_spin[k]->GetPos();
if (valuel < value2)

{
problem = "greater than or equal to’;
error = 1;
}
break;
c a s e 7: II lesser than equal index
value2 = m_spin[k] -X3etPos();
if (valuel > value2)

(
problan = "lesser than or equal to’;

ssnrcir —xi
}
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break;
}
/* Display a message if there is a problem */
if (error)

{
m_text[i]->GetWindowText(titlel);
if (error == 1)

{
m_text[k] ->GetWindowText(title2);
title2 = *“ + titla2 + **';

}
if (error == 2)

{
itoa(k,temp,10);
title2 = temp;
}

message ="*■»■ titlel +
must be * + problem + " “ + title2 +
MessageBox(message,'Parameter Error',MB_ICONEXCLAMATION) ;
break;

)
)
/* No problem, set the return parameters and leave */
if (error==0)

C
for (i=0;i<GETPARAMS_MAX;i++)

C
m_params[i] = m_spin[i]->GetPos();

)
CDialog::OnOK();

}

/* Get parameters for calling function */
void CParams::GetParams(int 'params)

{
int i;
for (i=0;i<GETPARAMS_MAX;i++)

C
params[i]=m_params[i];

}
}
/* Save parameters from calling function */
void CParams::SetParams(int 'params)

{
int i;
for (i=0;i<GETPARAMS_MAX;i++)

C
m_peirams [i] =params [i] ;

}
}
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D.5.16 External Processor Interface
D.5.16.1 Processor.h
// The following ifdef block is the standard way of creating macros which make
exporting
// from a DLL simpler. All files within this DLL are compiled with the
PROCESSOR_EXPORTS
I I symbol defined on the command line, this symbol should not be defined on any
project
II that uses this DLL. This way any other project whose source files include this
file see
// PROCESSOR_API functions as being imported from a DLL, wheras this DLL sees
symbols
// defined with this macro as being exported.
*ifdef PROCESSOR_EXPORTS
♦define PROCESSOR_API
declspec(dllexport)
#else
#define PROCESSOR_API
declspec(dllimport)
♦endif
/» Maximum number of parameters */
♦define GETPARAMS_MAX 8
/* Used by AddData to move information about decompressing the current line */
typedef struct _lineinfo

{
int line;
BYTE *data;
} lineinfo;
/* Return the amount of private data the video processing data will need */
/* This is to avoid having the DLL require it's on heap */
PROCESSOR_API DWORD PrivateDataSize();
/* Called to initialize video processor with private data pointer */
PROCESSOR_API int InitData(void *p) ;
/* Called to initialize video processor before capture */
PROCESSOR_API void StartData(void *p) ;
/* Called to decompress incoming data */
PROCESSOR_API BOOL AddData(void *p, BYTE *’indata, int *total, void *line);
/* Returns pointer to FPGA bitmap and size */
PROCESSOR_API BYTE* GetFPGABitmap(int *size);
/* Returns video processor name */
PROCESSOR_API DWORD GetTitle(char 'name,DWORD size);
/* Returns default video processor parameters */
PROCESSOR_API void GetDefaultParams (void *p, int *params) ;
I* Generates coded 8-bit values from parameters */
PROCESSOR_API DWORD Generate (void *p, int 'parcims, BYTE* coded) ;
/* Returns parameter block for rules on processing parameters */
PROCESSOR_API void GetParamBlock(void *p, BYTE ‘block) ;

D.5.I6.2 ProcessorCode.h
/* This code is global and included into all the video processor modules */
♦include "string.h*
♦include "Processor.h*
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/* Build the parameter block */
static struct _paramblk

{
char name[sizeof(PBNAME)];
unsigned char num[l];
char optionl[sizeof(PB0PT1)];
lifdef PB0PT2
char option2 [sizeof (PB0PT2) ] ;
Iendif
lifdef PB0PT3
char option3[sizeof(PBOPT3)];
Iendif
lifdef PB0PT4
char option4 [sizeof(PB0PT4)];
Iendif
lifdef PB0PT5
char option5[sizeof(PB0PT5)];
Iendif
lifdef PB0PT6
char option6 [sizeof (PB0E>T6) ];
Iendif
lifdef PB0PT7
char option7[sizeof(PB0PT7)];
Iendif
lifdef PB0PT8
cheir option8 [sizeof (PB0PT8) ];
Iendif
struct _rules

{
unsigned char index;
unsigned char rule;
unsigned char valuel;
unsigned char valueh;
} rules[PBNUMRULES];
unsigned char end;
} pbdata = {
(PBNAME},
CPBNUMOPT},
CPB0PT1},
lifdef PB0PT2
CPB0PT2},
Iendif
lifdef PB0PT3
CPB0PT3},
Iendif
lifdef PB0PT4
{PB0PT4},
Iendif
lifdef PB0PT5
{PB0PT5},
Iendif
lifdef PB0PT6
(PB0PT6},
Iendif
lifdef PB0PT7
CPB0PT7),
Iendif
ifci
r
>r>i^rvTsQ
c u t a c k. o
CPB0PT8},
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#endif
(PBRULES),
255

};
/* Handle for the DLL */
HANDLE Module;
/* Windows stuff for initializing the DLL */
BOOL APIENTRY DllMaint HANDLE hModule,
DWORD ul_reason_for_call,
LPVOID IpReserved

)
{
switch (ul_reason_for_call)

C
case DLL_PROCESSJVTTACH:
Module = hModule;
breakcase DLL_THREAD_ATTACH:
case DLL_THREAD_DETACH:
case DLL_PROCESS_DETACH:
break;

}
return TRUE;

}
/' Return the amount of private data that will be needed */
PROCESSOR_API DWORD PrivateDataSize()

(
/* Return the size of the structure */
return sizeof(PD);

}
/* Get the FPGA bitmap from the Windows resource */
PROCESSOR_API BYTE* GetFPGABitmap(int *size)

(
HGLOBAL global;
HRSRC rsrc;
LPVOID lp;
BYTE ‘returned;
*size = 0;
/* Get a handle to the resource */
rsrc = FindResource(Module,(LPCTSTR)MAKELONG(IDR_FPGA,0),'FPGA*);
if (!rsrc) return NULL;
/* Get a handle to the object */
global = LoadResource(Module,rsrc);
if ([global) return NULL;
/* Get a pointer and size */
Ip = LockResource (global) ,•size = SizeofResource(Module,rsrc);
if (Isize) return NULL;
/* Can seem to unload the memory, I think this is a Windows */
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/* memory leak problem */
returned = lp;
return returned;

}
/' Return the title of the video processor */
PROCESSOR_API CWORD GetTitle(char 'name, DWORD size)

{
DWORD a;
a = min(strlen(PBNAME).size) ;
stmcpytname,PBNAME,a);
name[a]=0;
return a;

)
/' Return the default parameters */
PRQCESSOR_API void GetDefaultParams (void *p, int 'params)

(
PD *pd = (PD')p;
int i;
int paramdefs[PBNUMOPT]={PBOPTDEFS);
for (i=0;i<GETPARAMS_MAX;i++)
C
if (i<PBNUMOPT) params [i] =peiramdefs[i] ;
else params[i]=0;

}
return;

}
/* Copy parameters block into specified memory */
PROCESSOR_API void GetParamBlocktvoid 'p, BYTE 'block)

{
memcpy (block, &pbdata, sizeof (pbdata));
return;

}

Second Generation System Software Code

Main PC Host Software Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

565

University o f Windsor

D.6

Focus Processor Code

D .6.1

P roject file

D.6.1.1 Focus.dsp
# Microsoft Developer Studio Project File - Name=*Focus' - Package 0wner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# »■* DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library' 0x0102
CFG=Focus - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run
!MESSAGE

[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE
[MESSAGE

NMAKE /f "Focus.mak'.
You can specify a configuration when running NMAKE
by defining the macro CFG on the command line. For example:
NMAKE /f "Focus.mak' CFG=”Focus - Win32 Debug'
Possible choices for configuration are:
"Focus - Win32 Release' (based on "Win32 (x86) Dynamic-Link Library')
"Focus - Win32 Debug' (based on "Win32 (x86) Dynamic-Link Library')

# Begin Project

# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""
# PROP Scc_LocalPath ""
CPP=cl.exe
MTL=midl.exe
RSC=rc.exe

!IF

"S(CFG)' == "Focus - Win32 Release'

# PROP BASE Use_MFC 0
If PROP BASE Use_Debug_Libraries 0
I PROP BASE Output_Dir "Release'
# PROP BASE Intermediate_Dir "Release'
# PROP BASE Target_Dir ""
# PROP Use_MFC 0
If PROP Use_Debug_Libraries 0
# PROP Output_Dir “Release'
# PROP Intermediate_Dir "Release*
# PROP Target_Dir **
» ADD BASE CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG* /D "_WINDOWS' /D
*_MBCS' /D *_USRDLL' /D "FOCUS_EXPORTS" /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG' /D ".WINDOWS' /D *_MBCS'
/D "JUSRDLL' /D "FOCUS.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /win32
# ADD MTL /nologo /D "NDEBUG' /mktyplib2Q3 /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG*
# ADD RSC /I 0x409 /d "NDEBUG'
BSC3 2=bscmake.exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:1386
!ELSEIF

*$(CFG)" == "Focus - Win32 Debug'

# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1
# PROP BASE Output_Dir “Debug'
# PROP BASE Intermediace_Dir “Debug'
# PROP BASE Target_Dir ““
# PROP Use_MFC Q
# PROP Use_Debug_Libraries 1
# PROP Output.Dir "Debug'
# PROP Intermediate_Dir "Debug'
# PROP Ignore_Export_Lib 0
# PROP Target.Dir *"
# ADD BASE CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32' /D "_DEBUG* /D
"JWINDOWS' /D "_MBCS” /D "_USRDLL' /D "FOCUS_EXPORTS* /Yu'stdafx.h' /FD /GZ /c
# ADD CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32' /D "_DEBUG” /D "JWINDOWS’ /
D "_MBCS" /D "_USRDLL” /D "PROCESSOR_EXPORTS' /FD /GZ /C
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE MTL /nologo /D ".DEBUG* /mktyplib203 /win32
# ADD WTL /nologo /D "_DEBUG” /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d "_DEBUG’
# ADD RSC /I 0x409 /d ".DEBUG”
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kemeI32.lib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:I386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:l386 /out:'Debug/Focus.vpr' /pdbtype:sept
IENDIF
# Begin Tetrget
# Name “Focus - Win32 Release’
# Name “Focus - Win32 Debug'
# Begin Group "Source Files'
# PROP Default.Filter *cpp,-c;cxx;rc;def;r;odl;idl;hpj;bat'
# Begin Source File
SOURCE=.\Focus.c
# End Source File
# Begin Source File
SOURCE=.\StdAfx.c
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♦ End Source File
♦ End Group
♦ Begin Group “Header Files'
♦ PROP Default_Filter “h;hpp;hxx;hm;ini"
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group “Resource Files'
♦ PROP Default_Filter “ico;cur;bmp;dlg;rc2;rct;bin;rgs,-gif; jpg; jpeg; jpe'
♦ Begin Source File
SOURCE=.\Focus.rc
♦ End Source File
♦ Begin Source File
SOURCE=.\fpga.bin
♦ End Source File
♦ End Group
♦ End Target
♦ End Project

D .6 .2

MFC Files

D.6.2.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but
//
are changed infrequently

//
#if !defined(AFX_STDAFX_H_A1FA25B3_40C9_11D2_A13A_OOOQC0059AB9 INCLUDED.)
♦define AFX_STDAFX_H_A1FA25B3_40C9_11D2_A13A_0000C0059AB9 INCLUDED_
♦if _MSC_VER > 1000
♦pragma once
♦endif // _MSC_VER > 1000

// Insert your headers here
♦define WIN32_LEAN_AND_MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX_NOFORCE_LIBS
// ♦include “afxwin.h*
// TODO: reference additional headers your program requires here
//{{AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations iitmediately before
the previous line.
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♦endif //
!defined (AFX_STDAFX_H_JA1FA25B3_40C9_UD2_A13A_OOOOC0059AB9

INCLUDED.)

D.6.2.2 StdAfx.c
// stdafx.cpp : source file that includes just the standard includes
// Lineup.pch will be the pre-compiled header
// stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h'
// TODO: reference any additional headers you need inSTDAFX.H
// and not in this file

D.6.3

Resource Files

D.6.3.1 resource.h
//£{NO.DEPENDENCIES}}
II Microsoft Developer Studio generated include file.
// Used by Lineup.rc

II
101

♦define IDR.FPGA
// Next default values for new objects

II
♦ifdef APSTUDIO.INVOKED
♦ifndef APSTUDIO.READONLY.SYMBOLS
♦define _APS_NEXT_RESOURCE_VALUE
♦define _APS_NEXT_COMMAND_VALUE
♦define _APS_NEXT_CONTROL_VALUE
♦define .APS.NEXT.SYMED.VALUE
♦endif
♦endif

102
40001
1000

101

D.6.3.2 Focus.rc
//Microsoft Developer Studio generated resource script.
II
♦include "resource.h*
♦define APSTUDIO.READONLY.SYMBOLS

/////////////////////////////////////////////////////////////////////////////
II
II Generated from the TEXTINCLUDE 2 resource.

//
♦include "afxres.h'

/////////////////////////////////////////////////////////////////////////////
♦undef APSTUDIO.READONLY.SYMBOLS
llllllllllllillllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllll
I I English (U.S.) resources
♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef .WIN32
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LANGUAGE LANG_ENGLISH, SUBLANG_ENGLXSH_US
♦pragma code_page(1252)
♦endif //_WIN32

/////////////////////////////////////////////////////////////////////////////
II
// FPGA

//
IDR_FPGA

FPGA

DISCARDABLE

"fpga.bin*

♦ifdef APSTUDIO.INVOKED

/////////////////////////////////////////////////////////////////////////////
II
II TEXT INCLUDE

//
1 TEXT INCLUDE DISCARDABLE
BEGIN
"resource.h\0’
END
2 TEXTINCLUDE DISCARDABLE
BEGIN
"♦include ""afxres.h"'\r\n”
“\0»
END
3 TEXTINCLUDE DISCARDABLE
BEGIN
”\r\n*

“\0»

END
♦endif

II APSTUDIO.INVOKED

♦endif

// English (U.S.) resources

//////////////////////////////////////////////;//////////////////////////////

♦ifndef APSTUDIO.INVOKED
llllllllllllllllllllllllllllllllllllllillllllllllllllllllllllllllllllllllllll

//
I I Generated from the TEXTINCLUDE 3 resource.

11
/////////////////////////////////////////////////////////////////////////////
♦endif
// not APSTUDIO.INVOKED

D.6.4

Focus Code Files

D.6.4.1 Focus.c
// Focus.c : Focus processor for second generation camera

//
Second Generation System Software Code

Focus Processor Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

S70

University o f Windsor

♦include “stdafx.h*
♦include "resource.h*
/* Define video processor name */
♦define PBNAME "Focus Processor*
/* Number of parameters */
♦define PBNUMOPT 2
/* Their defaults */
♦define PBOPTDEFS 512,1024
/* Their titles */
♦define PBOPT1 “Start Pixel*
♦define PB0PT2 "Length of Line*
/* The number of rules */
♦define PBNUMRULES 4
/* The rules themselves */
♦define PBRULES (0,2,1,0}, (0,3,0,8}, (1,2,1,01, (1,3,0,81
/* Set private data */
typedef struct _PD
(

BOOL synced;
int currentline;
int currentoffset;
int linelength;
} PD;
/* Include global functions */
♦include *..\Larch\ProcessorCode.h’
/* Generate 8 bytes coded paramaters for FPGA */
PROCESSOR_API DWORD Generate(void *p, int ‘params, BYTE* coded)

(
PD *pd = (PD*)p ;
int i,a;
/* Zero out all values initially */
for (i=0,-i<GETPARAMS_MAX;i++)

(
coded!i]=0,

}
/* Start pixel */
a = params (0] - 1;
coded[0] = a & 255;
coded[2] = a » 8;
/* Line length */
a = (params[0] - 1) +■ (params[1] - 1) ;
codedtl] = a & 255;
coded[2] = coded[2] | ((a » 8) « 3);
pd->linelength = params(1];
return pd->linelength;

}
/* Initialize processor data */
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PROCESSOR_JiPI int InitData(void *p)

{
PD *pd = (PD*)p ;
pd->synced = FALSE;
pd->currentline = 0;
pd->currentoffset = 0;
pd->linelength = 1024;
return sizeof(pbdata);

}
/* Initalize data before capture */
PROCESSOR_API void StartData(void *p)

(
PD *pd = (PD*)p ;
pd->synced = FALSE;
pd->currentline = 0;
pd->currento ffset = 0;
return;

}
/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ‘total, void *1)

{
PD *pd = (PD*)p ;
lineinfo *li = (lineinfo*)1;
int i=0;
BYTE *data = 'indata;
/* Look for sync bit */
if (pd->synced == FALSE)

{
while (i<*total)

(
if ((data[i] & 4))

C
pd->currentoffset = 0;
pd->synced = TRUE;
break;

)
i+=4;

}
}
/* Get current line */
pd->currentline = li->line;
/* Loop through all the new data */
while(i<* total)

{
/* Go through a complete line */
while ((pd->currentoffset != pd->linelength) && (i<*total))

{
/* Skip flag byte (only 3 bits) */
if ((1 i 3) •= 0)

{
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li->data[pd->currentoffset]=data[i];
pd->currento ffset>+ ;

}
i++;

}
/* End of line */
if (pd->currentoffset == pd->linelength)

{
/* Finished it properly */
pd->synced = FALSE;
pd->currentoffset = 0;
pd->currentline = pd->currentline + 1;
/* Find the sync code */
while (i<*total)

{
if ((i & 3) == 0)

{
if ((data[i] & 4))

{
pd->synced = TRUE;
break;
)
}

i++;
)

/* Update data processed */
'indata += i;
•total -= i;
/• Update the line pointer •/
li->line=pd->current1ine;
return TRUE;
)

else
{

/* Line not done •/
li->line=pd->currentline;
return FALSE;

}
)
/* Data done, line not likely done */
return FALSE;

1
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D.7

Lineup Processor Code

D.7.1

Project file

D.7.1.1 Lineup.dsp
# Microsoft Developer Studio Project File - Name="Lineup” - Package Owner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# »* DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library” 0x0102
CFG=Lineup - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
[MESSAGE use the Export Makefile command and run
[MESSAGE
[MESSAGE NMAKE /f "Lineup.mak”.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE
[MESSAGE by defining the macro CFG on the conmand line. For example:
[MESSAGE
[MESSAGE NMAKE /f "Lineup.mak’ CFG=’Lineup - Win32 Debug”
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Lineup - Win32 Release" (based on "Win32 (x86) Dynamic-Link Library”)
[MESSAGE “Lineup - Win32 Debug” (based on "Win32 (x86) Dynamic-Link Library")
[MESSAGE
I Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName **
§ PROP Scc_LocalPath "*
CPP=cl.exe
MTL=midl.exe
RSC=rc.exe
!IF

"$(CFG)” == "Lineup - Win32 Release"

# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir “Release”
# PROP BASE Intermediate_Dir “Release”
# PROP BASE Target_Dir ""
# PROP UseJMFC 0
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release”
# PROP Intermediate_Dir “Release”
# PROP TargetJDir ""
# ADD BASE CPP /nologo /MT /W3 /GX /02 /D "WIN32” /D "NDEBUG* /D ".WINDOWS' /D
"JMBCS” /D "JUSRDLL* /D "LINEUP.EXPORTS” /Yu'stdafx.h” /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG* /D ".WINDOWS' /D "_MBCS”
/D ".USRDLL” /D "LINEUP.EXPORTS” /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /Win32
# ADD MTL /nologo /D "NDEBUG* /mktyplib2Q3 /win32
# ADD BASE RSC /I 0x409 /d "NDEBUG'
# ADD RSC /I 0x409 /d "NDEBUG'
BSC32=bscmake.exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
It ADD BASE LINK32 kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:I386
1ELSEIF

"S(CFG)* == "Lineup - Win32 Debug*

ft PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1
§ PROP BASE Output_Dir "Debug*
It PROP BASE Intermediate_Dir "Debug*
It PROP BASE Target_Dir *"
# PROP Use.MFC 0
# PROP Use_Debug_Libraries 1
# PROP Output_Dir "Debug*
# PROP Intermediate_Dir "Debug*
it PROP Ignore_Export_Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MTd /W3 /Gm /GX /ZI /Od ID "WIN32* ID "_DEBUG” ID
".WINDOWS* ID "_MBCS* ID ".USRDLL* ID "LINEUP.EXPORTS* /Yu'stdafx.h* /FD /GZ /c
» ADD CPP /nologo /MTd /W3 /On /GX /ZI /Od 11 "D:\Adaptec\dev\include* ID "WIN32*
ID ".DEBUG* ID ".WINDOWS* ID ".MBCS* ID ".USRDLL* ID "PROCESSOR.EXPORTS* /FD /GZ
/c
# SUBTRACT CPP /YX /Yc /Yu
I ADD BASE MTL /nologo ID ".DEBUG* /mktyplib203 /win32
# ADD MTL /nologo ID ".DEBUG* /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG*
It ADD RSC /I 0x409 I d ".DEBUG*
BSC3 2=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:I386 /pdbtypersept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:I386 /out:'Debug/Lineup.vpr* /pdbtype:sept
IENDIF
# Begin Target
It Name "Lineup - Win32 Release*
# Name "Lineup - Win32 Debug*
# Begin Group “Source Files*
# PROP Default.Filter "cpp,-c,-cxx;rc;def;r,-odl;idl;hpj;bat*
# Begin Source File
SOURCE=.\Lineup.c
It End Source File
r * T 7 - J

t —
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SOURCE=.\StdAfx.c
♦ End Source File
♦ End Group
♦ Begin Group "Header Files*
♦ PROP Default_Filter "h;hpp;hxx;hm;inl*
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group "Resource Files*
♦ PROP Default_Filter "ico;cur;fcrip;dlg;rc2;rct;bin;rgs;gif; jpg; jpeg; jpe*
♦ Begin Source File
SOURCE=.\Lineup.rc
♦ End Source File
♦ End Group
♦ End Target
♦ End Project

D.7.2

MFC Files

D.7.2.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but
//
are changed infrequently

II
#if !defined(AFX_STDAFX_H A1FA25B3_40C9_11D2_A13A_OOOOCQ059AB9 INCLUDED_)
tidefine AFX_STDAFX_H_A1FA25B3_40C9_11D2 JV13A_Q000C0059AB9_rNCLUDED_
tiif _MSC_VER > 1000
#pragma once
#endif // _MSC_VER > 1000

// Insert your headers here
#define WIN32_LEAN_AND_MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// idefine _AFX_NOFORCE_LIBS
// #include "afxwin.h*
// TODO: reference additional headers your program requires here
//({AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations iinnediately before
the previous line.
♦endif II
!defined (AFX_STDAFX_H_JA1FA25B3_40C9_11D2^A13AJD000C0059AB9
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D.7.2.2 StdAfx.c
II stdafx.cpp : source file that: includes just the standard includes
// Lineup.pch will be the pre-compiled header
// stdafx.obj will contain the pre-compiled type information
♦include “stdafx.h*
II TODO: reference any additional headers you need in STDAFX.H
// and not in this file

D.7.3

Resource Files

D.7.3.1 resource.h
//C(NO.DEPENDENCIES)}
II Microsoft Developer Studio generated include file.
// Used by Lineup.rc
//
♦define IDR_FPGA
101
// Next default values for new objects

//
♦ifdef APSTUDIO.INVOKED
♦ifndef APSTUDIO.READONLY.SYMBOLS
♦define _APS_NEXT_RESOURCE_VALUE
♦define .APS.NEXT.COMMAND.VALUE
♦define .APS.NEXT.CONTROL.VALUE
♦define .APS.NEXT.SYMED.VALUE
♦endif
♦endif

102
40001
1000

101

D.7.3.2 Lineup.rc
//Microsoft Developer Studio generated resource script.

//
♦include “resource.h*
♦define APSTUDIO.READONLY.SYMBOLS

/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 2 resource.

//
♦include "afxres.h*

lllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllllll
♦undef APSTUDIO.READONLY.SYMBOLS

/////////////////////////////////////////////////////////////////////////////
I I English (U.S.) resources
♦if !defined(AFX.RESOURCE.DLL) || defined(AFX.TARG.ENU)
♦ifdef .WIN32
LANGUAGE LANG.ENGLISH. SUBLANG.ENGLISH.US
♦pragma code_page(1252)
♦endif //.WIN32
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lllllllllllllllllllllllllllllllllllllllllllllllllllilllllllllllllllllllllllll
II
I I FPGA
//
IDR_FPGA

FPGA

DISCARDABLE

"fpga.bin*

♦ifdef APSTUDIO.INVOKED

/////////////////////////////////////////////////////////////////////////////

II
II TEXTINCLUDE
//
1 TEXTINCLUDE DISCARDABLE
BEGIN
"resource.h\0*
END
2 TEXTINCLUDE DISCARDABLE
BEGIN
"♦include ""afxres.h”’\r\n*
* \

0*

END
3 TEXTINCLUDE DISCARDABLE
BEGIN
"\r\n*
" \

0*

END
ifendif

// APSTUDIO.INVOKED

(iendif
// English (U.S.) resources
/////////////////////////////////////////////////////////////////////////////

#ifndef APSTUDIO.INVOKED
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 3 resource.

//

/////////////////////////////////////////////////////////////////////////////
#endif

D.7.4

// not APSTUDIO.INVOKED

Lineup Code Files

D.7.4.1 Lineup.c
// Lineup.c : Lineup processor for second generation camera

//
♦include "stdafx.h*
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♦include "resource.h'
/* Define video processor name */
♦define PBNAME "Lineup Processor'
/* Number of parameters */
♦define PBNUMQPT 2
/* Their defaults */
♦define PBOPTDEFS 128,128
/* Their titles */
♦define PBOPT1 “Pixels on the Left'
♦define PB0PT2 "Pixels on the Right’
/* The number of rules */
♦define PBNUMRULES 4
/* The rules themselves */
♦define PBRULES (0,2,0,0}, (0,3,0,2}, (1,2,0,0}, (1,3,0,2}
/* Set private data */
typedef struct _PD

(
BOOL synced;
int currentline;
int currentoffset;
int linelength;
} PD;
/* Include global functions */
♦include *..\Larch\ProcessorCode.h’
/* Generate 8 bytes coded paramaters for FPGA */
PROCESSOR_API DWORD Generate(void *p, int ’params, BYTE* coded)

(
PD *pd = (PD*)p ;
int i,a;
/* Zero out all values initially */
for (i=0;i<GETPARAMS_MAX;i++)

(
coded[i]=0;

}
/* Pixels on left */
a = params [0] ,coded[0] = a & 255;
coded[2] = a » 8;
/* Pixels on right */
a = 2047-params[1];
coded[l] = a & 255;
coded[2] = coded[2] | ((a »

8) «

3);

pd->linelength = min(params[0]+params[l],2048);
return pd->linelength;
}
/* Initialize processor data */
PROCESSOR_API int InitData(void *p)
f
V

PD *pd = (PD*)p ;
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pd->synced = FALSE;
pd->currentline = 0;
pd->currentoffset = 0;
pd->linelength = 1024;
return sizeof (pbdata);

}
/* Initalize data before capture */
PROCESSOR^API void StartData(void *p)

{
PD *pd = (PD*)p ;
pd->synced = FALSE;
pd->currentline = 0;
pd->currentoffset = 0;
return;

}
/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ’total, void ’1)

{
PD *pd = (PD*)p ;
lineinfo *li = (lineinfo*)1;
int i=0;
BYTE *data = *indata;
/* Look for sync bit */
if (pd->synced == FALSE)

{
while (i<*total)

{
if ((data[i+3] & 4))

{
pd->currentoffset = 0;
pd->synced = TRUE;
break;

}
i+=4;
)

)
/* Get current line */
pd->currentline = li->line;
/* Loop through all the new data */
while(i<*total)
(

/* Go through a complete line */
while ((pd->currentoffset != pd->linelength) && (i<*total))
t
/* Skip flag byte (only 3 bits) */
if {(i & 3) 1= 0)

{
li->data[pd->currentoffset]=data[i];

}
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i++;
}
/* End of line */
if (pd->currentoffset == pd->linelength)

{
/* Finished it properly */
pd->synced = FALSE;
pd->currentoffset = 0;
pd->currentline = pd->currentline + 1;
/* Find the sync code */
while (i<*total)

{
if ((i Sc 3) == 0)
{

if ((data[i] & 4))
{
pd->synced = TRUE;
break;
}

}
i++;

}
/* Update data processed */
*indata += i;
•total -= i;
/* Update the line pointer */
1i->line=pd->currentline;
return TRUE;
}
else
{
/* Line not done */
li->line=pd->currentline;
return FALSE;

}
}
/* Data done, line not likely done */
return FALSE;

}
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D.8

Minimum/Maximum Processor Code

D.8.1

Project file

D.8.1.1 Minmax.dsp
# Microsoft Developer Studio Project File - Name="Minmax" - Package 0wner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library' 0x0102
CFG=Minmax - Win32 Debug
[MESSAGE This is not a valid makefile. To build this project using NMAKE,
[MESSAGE use the Export Makefile command and run
[MESSAGE
[MESSAGE NMAKE /f “Minmax.mak'.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE
[MESSAGE by defining the macro CFG on the command line. For example:
[MESSAGE
[MESSAGE NMAKE /f "Minmax.mak” CFG='Minmax - Win32 Debug'
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Minmax - Win32 Release' (based on "Win32 (x86) Dynamic-Link Library')
[MESSAGE “Minmax - Win32 Debug" (based on "Win32 (x86) Dynamic-Link Library”)
[MESSAGE
If Begin Project
If PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""
If PROP Scc_LocalPath *"
CPP=cl.exe
MTL=midl.exe
RSC=rc.exe
!IF "S(CFG)' == "Minmax - Win32 Release'
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0
If PROP BASE Output_Dir "Release'
If PROP BASE Intermediate_Dir "Release'
# PROP BASE Target_Dir ""
# PROP Use_MFC 0
If PROP Use_Debug_Libraries 0
If PROP Output_Dir "Release'
If PROP Intermediate_Dir "Release*
If PROP Target_Dir *"
If ADD BASE CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG* /D ".WINDOWS' /D
"_MBCS“ /D “JUSRDLL' /D "MINMAX.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG' /D ".WINDOWS' /D ".MBCS*
/D ".USRDLL* /D *MINMAX_EXPORTS' /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /win32
# ADD MTL /nologo /D "NDEBUG* /mktyplib203 /win32
If ADD BASE RSC /I 0x409 /d "NDEBUG'
I ADD RSC /I 0x409 /d "NDEBUG*
BSC32=bscmake.exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.lib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:1386
JELSEIF

"$(CPG)' == “Minmax - Win32 Debug'

# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1
# PROP BASE OuCput_Dir “Debug'
# PROP BASE Intermediate_Dir “Debug'
# PROP BASE Target_Dir ""
tt PROP Use_MFC 0
# PROP Use_Debug_Libraries 1
# PROP Output_Dir "Debug'
# PROP Ir.termediate_Dir “Debug'
# PROP Ignore_Export_Lib 0
# PROP Target_Dir “"
# ADD BASE CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32' /D "_DEBUG' /D
".WINDOWS’ /D "_MBCS' /D ".USRDLL” /D "MINMAX.EXPORTS' /Yu’stdafx.h' /FD /GZ /c
# ADD CPP /nologo /MTd /W3 /On /GX/ZI /Od /D “WIN32' /D “.DEBUG' /D ".WINDOWS’ /
D "_MBCS" /D ".USRDLL' /D "PROCESSOR.EXPORTS’ /FD /GZ /C
# ADD BASE MIL /nologo /D ".DEBUG’/mktyplib203 /win32
# ADD MTL /nologo /D ".DEBUG” /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG’
# ADD RSC /I 0x409 /d ".DEBUG'
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=1ink.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:I386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:I386 /out:'Debug/Minmax.vpr' /pdbtype-.sept
1ENDIF
# Begin Target
# Name "Minmax - Win32 Release'
# Name "Minmax - Win32 Debug'
# Begin Group "Source Files'
# PROP Default.Filter *cpp;c;cxx;rc;def;r;odl;idl;hpj;bat'
# Begin Source File
SOURCE=.\Minmax. c
# End Source File
# End Group
# Begin Group “Header Files'
# PROP Default.Filter *h;hpp;hxx;hm;inl*
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♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
S0URCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group “Resource Files’
♦ PROP Default.Filter "ico;cur;bmp,-dig,-rc2;ret;bin;rgs;gi£;jpg; jpeg;jpe'
♦ Begin Source File
SOURCE=.\Minmax.rc
♦ End Source File
♦ End Group
♦ End Target
♦ End Project

D.8.2

MFC Files

D.8.2.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but
//
are changed infrequently
//

#if !defined(AFX_STDAFX_H AlFA25B3_4OC9_llD2_A13A_OOOOCO059AB9 INCLUDED.)
♦define AFX_STDAFX_H_A1FA25B3_40C9_11D2JU.3A_0000C0059AB9 INCLUDED.
♦if _MSC_VER > 1000
♦pragma once
♦endif // _MSC_VER > 1000

// Insert your headers here
♦define WIN32_LEAN_AND_>IEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX_NOFORCE_LIBS
// ♦include “afxwin.h’
// TODO: reference additional headers your program requires here
//{{AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations inmediately before
the previous line.
♦endif //
!defined (AFX_STDAFX_H_A1FA25B3_40C9_11D2JU.3AJD000C0Q59AB9

INCLUDED.)

D.8.2.2 StdAfx.c
stdafx.cpp : source file that includes just the standard includes
// Lineup.pch will be the pre-compiled header
i i
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// stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h”
// TODO: reference any additional headers you need in STDAFX.H
// and not in this file

D.8.3

Resource Files

D.8.3.1 resource.h
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
I I Used by Lineup.rc
//

♦define IDR_FPGA

101

// Next default values for new objects
//

♦ifdef APSTUDIO_INVOKED
♦ifndef APSTUDI0_READ0NLY_SYMB0LS
♦define _APS_NEXT_RESOURCE_VALUE
♦define _APS_NEXT_COMMAND_VALUE
♦define _APS_NEXT_CONTROL_VALUE
♦define _APS_NEXT_SYMED_VALUE
♦endif
♦endif

102

40001
1000
101

D.8.3.2 Minmax.rc
//Microsoft Developer Studio generated resource script.
II

♦include “resource.h”
♦define APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
II
II

Generated from the TEXTINCLUDE 2 resource.

//

♦include "afxres.h”
/////////////////////////////////////////////////////////////////////////////

♦undef APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////

// English (U.S.) resources
♦if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
♦ifdef _WIN32
LANGUAGE LANG_ENGLISH, SUBLANG_ENGLISH_US
♦pragma code_page(1252)
♦endif //_WIN32
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
//

// rPGA
//
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IDR_FPGA

FPGA

DISCARDABLE

’fpga.bin'

tifdef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
II

// TEXTINCLUDE
II

1 TEXTINCLUDE DISCARDABLE
BEGIN
"resource.h\0'
END
2 TEXTINCLUDE DISCARDABLE
BEGIN
“♦include ""afxres.h"\r\n”
* \ 0*
END
3 TEXTINCLUDE DISCARDABLE
BEGIN
“\r\n"
»\0»

END
*endif

// APSTUDIO_INVOKED

♦endif

// English (U.S.) resources

/////////////////////////////////////////////////////////////////////////////

♦ifndef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//

// Generated from the TEXTINCLUDE 3 resource.
//

/////////////////////////////////////////////////////////////////////////////

♦endif

D.8.4

II

not APSTUDIO_INVOKED

M inmax Code Files

D.8.4.1 Minmax.c
II

Minmax.c : Minimum/Maximum processor for second generation camera

//

♦include "stdafx.h'
♦include "resource.h*
I * Define video processor name */
♦define PBNAME "Minimum/Maximum Processor'
/* Number of parameters */
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♦define PBNUMOPT 5
/* Their defaults */
♦define PBOPTDEFS 1,2048,5,250,128
/* Their titles */
♦define PBOPT1 "Start Pixel'
♦define PBOPT2 "Length of Line'
♦define PBOPT3 "Minimum Pixel Value'
♦define PBOPT4 "Maximum Pixel Value'
♦define PB0PT5 “Synthesised Background'
/* The number of rules */
♦define PBNUMRULES 11
/* The rules themselves */
♦define PBRULES (0,2,1,0}, (0,3,0,8}, (1,2,1,0}, (1,3,0,8}, (2,2,0,0},
{2,3,255,0}, (3,2,0,0}, (3,3,255,0), (2,5,3,0}, {4,2,0,0}, {4,3,255,0}
/* Set private data */
typedef struct _PD
(
BOOL synced;
int currentline;
int currentoffset;
int linelength;
int background;
} PD;
/* Include global functions */
♦include *..\Larch\ProcessorCode.h'
/* Generate 8 bytes coded paramaters for FPGA '/
PROCESSOR_API DWORD Generate(void 'p, int 'params, BYTE* coded)
(
PD *pd = (PD*)p;
int i,a;
/* Zero out all values initially */
for (i=0;i<GETPARAMS_MAX;i++)
(
coded(i)=0;
}

/* Start Pixel */
a = params(0] - 1;
coded(0] = a & 255;
coded[2] = a » 8;
/* Line Length */
a = (params[0] - 1) +■ (paramsfl] - 1) ;
coded(l] = a & 255;
coded[2} = coded[2] | ((a » 8) « 3);
/* Minimum Pixel Value */
coded[3] = params[2];
/* Maximum Pixel Value */
coded[4] = params [3];
/* Synthesised Background */
— £H=LL. c u t t o t * * i »
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pd->linelength = params[1];
return pd->linelength;

>
/* Initialize processor data

*/

PROCESSOR_API int InitData(void *p)

(
PD *pd = (PD*)p;

pd->synced = FALSE;
pd->current1ine = 0;
pd->currentoffset = 0;
pd->linelength = 2048;
pd->background = 0;
return sizeof(pbdata);
}

/* Initalize data before capture '/
PROCESSOR_API void StartDatafvoid *p)

(
PD *pd = (PD*)p;

pd->synced = FALSE;
pd->currentline = 0;
pd->currentoffset = 0;
return;
}
/' Decompress/Decode video data from camera '/

PROCESSOR_API BOOL AddDatalvoid *p, BYTE **indata, int 'total, void *1)
{

PD 'pd = (PD')p;

lineinfo 'li = (lineinfo*)1;
int i=0,j;
BYTE 'data = 'indata;

BYTE mask[3] = {1,2,4};
/' Look for sync bit */
if (pd->synced == FALSE)
{
while (i<*total)
{
/* Skip flag byte */
if ((i & 3) != 0)
{
/' a one in flag bit means compressed, a count of zero is a sync */
if ( (( data[ i & Oxfffffffc ] & mask[ i & 3 ] ) != 0) &&
data[i]=0)
(
pd->currentoffset = 0;
pd->synced = TRUE;
i++;
break;
}
}
i++;
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}
}
/* Get current line * /
li->line = pd->currentline;
/* Loop through all the new data */
while(i<*total)
C

/* Go through a complete line */
while ((pd->currentoffset < pd->linelength) && (i<*total))
{
/* Skip flag byte (only 3 bits) */
if ((i & 3) != 0)
C

/* Flag bit is ? */
if (( data[ i & Oxfffffffc ] & mask[ i & 3 ] ) == 0)
{
/* zero, not compressed */
li->data(pd->currentoffset]=data[i];
pd->currentoffset++;
}
else
{
/* one, compressed */
for (j=0;j<data[i];j++)
C

if (pd->currentoffset >= pd->linelength)
(
pd->currentoffset = pd->linelength - 1;
)
1i->data(pd->currentoffset]=pd->background;
pd->currentoffset++;
}
}

)
i+-+;
}
/* End of line */
if (pd->currentoffset >= pd->linelength)
C

/* Finished it properly */
pd->synced = FALSE;
pd->currentoffset = 0;
1i->line=pd->currentline,pd->currentline = pd->currentline +1;
/* Update data processed */
i = i & Oxfffffffc;
/* Update the line pointer */
*indata += i;
•total -= i;
return TRUE;
}
else
/* Line not done •/
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return FALSE;
}
}
/* Data done, line not likely done */
return FALSE;
}
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D.9

Deltatracker Processor Code

D.9.1

Project file

D.9.1.1 Deltatrackendsp
# Microsoft Developer Studio Project File - Name="Deltatracker' - Package
0wner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library' 0x0102
CFG=Deltatracker - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run
!MESSAGE
[MESSAGE NMAKE /f "Deltatracker.mak*.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE
[MESSAGE by defining the macro CFG on the command line. For example:
[MESSAGE
[MESSAGE NMAKE /f "Deltatracker.mcik' CFG='Deltatracker - Win32 Debug'
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE "Deltatracker - Win32 Release" (based on "Win32 (x86) Dynamic-Link
Library")
[MESSAGE "Deltatracker - Win32 Debug" (based on "Win32 (x86) Dynamic-Link
Library')
[MESSAGE
# Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""
# PROP Scc_LocalPath ""
CPP=cl.exe
WTL=midl.exe
RSC=rc.exe
!IF "S(CFG)” == "Deltatracker - Win32 Release"
# PROP BASE UseJMFC 0
$ PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir "Release"
# PROP BASE Intermediate_Dir "Release*
I PROP BASE Target_Dir **
# PROP Use_MFC 0
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release'
# PROP Intermediate_Dir "Release'
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MT /W3 /GX /02 / D "WIN32' /D "NDEBUG' /D ".WINDOWS' /D
"_MBCS” /D '.USRDLL' /D ’DELTATRACKER.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D "WIN32' /D "NDEBUG' /D ".WINDOWS' /D "JffiCS'
/D ".USRDLL* /D "DELTATRACKER.EXPORTS' /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG' /mktyplib203 /win32
# ADD MTL /nologo /D "NDEBUG' /mktyplib203 /win32
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# ADD BASE RSC /I 0x409 /d "NDEBUG'
# ADD RSC /I 0x409 /d 'NDEBUG'
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kemel32.lib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:I386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:I386
1ELSEIF
# PROP
# PROP
$ PROP
# PROP
# PROP
# PROP
# PROP

"$(CPG)' == "Deltatracker - Win32 Debug'

BASE Use_MFC 0
BASE Use_Debug_Libraries 1
BASE Output_Dir "Debug”
BASE Intermediate_Dir "Debug'
BASE Target_Dir **
Use_MFC 0
Use_Debug_Libraries 1

# PROP Output_Dir "Debug”

# PROP Intermediate_Dir "Debug”
# PROP Ignore.Export.Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MTd /W3 /Gm /GX /ZI /Od /D "WIN32” /D "_DEBUG” /D
".WINDOWS' /D "_MBCS” /D ".USRDLL” /D "DELTATRACKER.EXPORTS” /Yu'stdafx.h” /FD /
GZ /c
# ADD CPP /nologo /MTd /W3 /Qn /GX
/ZI /Od /D“WIN32”/D ".DEBUG” /D ".WINDOWS” /
D "_MBCS” /D ".USRDLL” /D "PROCESSOR.EXPORTS” /FD /GZ /c
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE WTL /nologo /D ".DEBUG”/mktyplib203 /win32
# ADD WTL /nologo /D “.DEBUG” /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG”
# ADD RSC /I 0x409 /d ".DEBUG”
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:1386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:l386 /out:’Debug/Deltatracker.vpr' /pdbtype:sept
!ENDIF
i Begin Target
# Name "Deltatracker - Win32 Release'
# Name "Deltatracker - Win32 Debug'
# Begin Group "Source Files'
# PROP Default.Filter *cpp;c;cxx;rc;def;r;odl;idl;hpj;bat”

# Begin Source File
SOURCE=.\Deltatracker.c
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♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.c
♦ End Source File
♦ End Group
♦ Begin Group "Header Files'
♦ PROP Default_Filter "h,-hpp;hxx,-hm; ini'
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group "Resource Files'
♦ PROP Default.Filter "ico;cur;hmp;dig;rc2;retbin;rgs;gif;jpg;jpeg;jpe”
♦ Begin Source File
SOURCE=.\Deltatracker.rc
♦ End Source File
♦ End Group
♦ End Target
♦ End Project

D.9.2

MFC Files

D.9.2.1 SldAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but
//
are changed infrequently
//
#if !defined (AFX_STDAFX_H_A1FA25B3_4CIC9_11D2_A13A_OOOOC0059AB9 INCLUDED.)
♦define AFX_STDAFX_H_A1FA25B3_40C9_11D2_A13AJ)000C0059AB9 INCLUDED.
#if .MSC.VER > 1000
♦pragma once
♦endif // .MSC.VER > 1000

// Insert your headers here
♦define WIN32.LEAN.AND.MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX.NOFORCE.L3S
// ♦include "afxwin.h*
// TODO: reference additional headers your program requires here
//C{AFX_INSERT_LOCATION))
// Microsoft Visual C++ will insert additional declarations inmediately before
the previous line.
Second Generation System Software C ade

Deltatracker Processor Code

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

S93

University o f Windsor

♦endif //
Idefined(AFX_STDAFX_H_AlFA25B3_4QC9_llD2^A13A_0000CQ059AB9

INCLUDED_)

D.9.2.2 StdAfx.c
// stdafx.cpp : source file that includes just the standard includes
// Lineup.pch will be the pre-compiled header
// stdafx.obj will contain the pre-compiled type information
♦include "stdafx.h”
II
II

TODO: reference any additional headers you need in STDAFX.H
and not in this file

D.9.3

Resource Files

D.9.3.1 resource.h
//{(NO_DEPENDENCIES)}
// Microsoft Developer Studio generated include file.
// Used by Lineup.rc
//
♦define IDR_FPGA
101
// Next default values for new objects
II

♦ifdef APSTUDIO_INVOKED
♦ifndef APSTUDIO_READONLY_SYMBOLS
♦define _APS_NEXT_RESOURCE_VALUE
♦define _APS_NEXT_COMMAND_VALUE
♦define _APS_MEXT_CONTROL_VALUE
♦define _APS_NEXT_SYMED_VALUE
♦endif
♦endif

102

40001
1000
101

D.9.3.2 Deltatracker.rc
//Microsoft Developer Studio generated resource script.
//
♦include "resource.h*
♦define APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 2 resource.
//
♦include "afxres.h”
/////////////////////////////////////////////////////////////////////////////
♦undef APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
// English (U.S.) resources
♦if !defined(AFX_EESOURCE_DLL) 11 defined(AFX_TARG_ENU)
♦ifdef _WIN32
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LANGUAGE LANG_ENGLISH, SUBLANG_ENGLISH_US
♦pragma code_page(1252)
♦endif //_WIN32
/////////////////////////////////////////////////////////////////////////////
//
// FPGA
II

IDR_FPGA

FPGA

DISCARDABLE

“fpga.bin*

♦ifdef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//
I I TEXTINCLUDE
//
1 TEXTINCLUDE DISCARDABLE
BEGIN
"resource.hNO"

END
2 TEXTINCLUDE DISCARDABLE
BEGIN
"♦include “"afxres.h””NrNn”
"NO”

END
3 TEXTINCLUDE DISCARDABLE
BEGIN
"\r\n”
"NO”

END
♦endif

II

APSTUDIO_INVOKED

♦endif

// English (U.S.) resources

l l l l l l l l l l l l l l l l l l l l t l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

♦ifndef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 3 resource.
II

11111111111111111111111111111111111111111111111111111111111111111111111111111

♦endif

D.9.4

II

not APSTUDIO_INVOKED

Deltatracker Code Files

D.9.4.1 Deltatracker.c
// Deltatracker.c : Deltatracker processor for second generation camera
//
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♦include "stdafx.h*
♦include "resource.h*
/* Define video processor name */
♦define PBNAME “Deltatracker Processor'
/* Number of parameters '/
♦define PBNUMOPT 5
/* Their defaults */
♦define PBOPTDEFS 1,2048,6,1,128
/* Their titles */
♦define PBOPT1 "Start Pixel*
♦define PBOPT2 "Length of Line*
♦define PBOPT3 "Threshold*
♦define PBOPT4 "Bandwidth*
♦define PBOPT5 "Synthesised Background*
/* The number of rules */
♦define PBNUMRULES 10
/' The rules themselves '/
♦define PBRULES {0,2,1,0}, {0,3,0,8}, {1,2,1,0}, (1,3,0,8}, {2,2,1,0},
{2,3,31,0}, {3,2,0,0}, {3,3,15,0}, {4,2,0,0}, {4,3,255,0}
/' Set private data */
typedef struct _PD
(
BOOL synced;
int currentline;
int currentoffset;
int linelength;
int background;
) PD;
/' Include global functions */
♦include "..\Larch\ProcessorCode.h*
/* Generate 8 bytes coded paramaters for FPGA */
PROCESSOR_API DWORD Generate(void *p, int 'params, BYTE' coded)
(
PD *pd = (PD*)p;
int i,a;
/* Zero out all values initially '/
for (i=0;i<GETPARAMS_MAX;i++)
{
coded[i]=0;
}
/» Start Pixel */
a = pareims[0] - 1;
coded[0] = a & 255;
coded[2] = a » 8;
/* Line Length */
a = (params[0] - 1) + (params[l] - 1) ;
coded[l] = a & 255;
coded[2] = coded[2] | ({a » 8) « 3);
/* Threshold */
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coded[3] = params[2];
/* Bandwidth */
coded[4] = params[3];
/* Synthesised Background */
pd->background = params[4];
pd->linelength = params[1];
return pd->linelength;

}
/* Initialize processor data */
PROCESSOR_API int InitData(void *p)

C

PD *pd = (PD*)p;
pd->synced = FALSE;
pd->currentline = 0;
pd->currento£fset = 0;
pd->linelength = 2048;
pd->background = 0;
return sizeof(pbdata);

}
/* Initalize data before capture */
PROCESSOR_API void StartData(void *p)
{
PD *pd = (PD*)p;
pd->synced = FALSE;
pd->currentline = 0;
pd->currentoffset = 0;
return;
}
/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ‘total, void ‘1)
(
PD *pd = (PD*)p;
lineinfo ‘li = (lineinfo*)1;

int i=0,j;
BYTE 'data = ‘indata;
BYTE mask(3] = (1,2,4);
/* Look for sync bit */
if (pd->synced == FALSE)
(
while (i<*total)
(
/* Skip flag byte */
if ((i & 3) != 0)
C

/* a one in flag bit means compressed, a count of zero is a sync */
if ( (( data[ i & Oxfffffffc ] & mask[ i & 3 ] ) != 0) &&
data[i]=0)
(
pd->currentoffset = 0;
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pd->synced = TRUE;
i++;
break;
}
}
i*+;
}
}

/* Get current line */
li->line = pd->currentline;
/• Loop through all the new data */
while(i<*total)
{
/•Go through a complete line */
while ((pd->currentoffset < pd->linelength) && (i<*total))
C
/' Skip flag byte (only 3 bits) */
if ((i Sc 3) != 3)
{
/* Flag bit is ? •/
if (( data[ i | 3 ] St mask[ i Sc 3 ] ) == 0)
{
/• zero, not compressed */
li->data[pd->currento ffset]=data[i];
pd->currentoffset++;
1
else
(

/• one, compressed •/
for (j=0;j<data[i];j++)
{

if (pd->currentoffset >= pd->linelength)
{
pd->currentoffset = pd->linelength - 1;
}

li->data[pd->currentoffset]=pd->background;
pd->currentoffset++;
}

}
}
i++;
}
/• End of line */
if (pd->currentoffset >= pd->linelength)
C
/• Finished it properly •/
pd->synced = FALSE;
pd->currentoffset = 0;
li->line=pd->currentline;
pd->currentline = pd->currentline + 1;
/* Update data processed */
i = i Sc Oxfffffffc;
/• update the line pointer */
•indata
i;
•total -= i;
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return TRUE;
}
else
C

/* Line not done */
return FALSE;
}

/* Data done, line not likely done */
return FALSE;
}
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D.10 Fuzzy Logic Processor Code
D.10.1 Project file
D.10.1.1 Fuzzy.dsp
# Microsoft Developer Studio Project File - Name='Fuzzy" - Package Owner=<4>
# Microsoft IDeveloper Studio Generated Build File, Format Version 6.00
# *" DO NOT EDIT **
# TARGTYPE “Win32 (x86) Dynamic-Link Library' 0x0102
CPG=Fuzzy - Win32 Debug
[MESSAGE This is not a valid makefile. To build this project using NMAKE,
[MESSAGE use the Export Makefile command and run
[MESSAGE
[MESSAGE NMAKE /f “Fuzzy.mak’.
[MESSAGE
[MESSAGE You can specify a configuration when running NMAKE
[MESSAGE by defining the macro CFG on the command line. For example:
[MESSAGE
[MESSAGE NMAKE /f “Fuzzy.mak" CFG='Fuzzy - Win32 Debug"
[MESSAGE
[MESSAGE Possible choices for configuration are:
[MESSAGE
[MESSAGE “Fuzzy - Win32 Release" (based on “Win32 (x86) Dynamic-Link Library")
[MESSAGE “Fuzzy - Win32 Debug" (based on “Win32 (x86) Dynamic-Link Library")
[MESSAGE
# Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName “*
# PROP Scc_LocalPath ““
CPP=cl.exe
MTL=midl.exe
RSC=rc.exe
!IF *S(CFG)* == “Fuzzy - Win32 Release"
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir "Release*
# PROP BASE IntermediateJDir "Release'
# PROP BASE Target_Dir "*
# PROP Use_MFC 0
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release'
# PROP Intermediate_Dir "Release*
# PROP Target_Dir “*
# ADD BASE CPP /nologo /KT /W3 /GX /02 /D “WIN32' /D “NDEBUG* /D “.WINDOWS' /D
“_MBCS" /D “.USRDLL" /D “FUZZY.EXPORTS" /Yu'stdafx.h' /FD /c
# ADD CPP /nologo /MT /W3 /GX /02 /D “WIN32" /D “NDEBUG" /D “.WINDOWS' /D “JffiCS"
/D “.USRDLL" /D “FUZZY.EXPORTS" /Yu'stdafx.h' /FD /c
# ADD BASE MTL /nologo /D "NDEBUG" /mktyplib203 /Win32
# ADD CfTL /nologo /D “NDEBUG" /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d “NDEBUG"
# ADD RSC /I 0x409 /d “NDEBUG"
BSC32=bscmake.exe
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# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kernel32.1ib user32.lib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:1386
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /machine:1386
1ELSEIF

"$(CFG)* == "Fuzzy - Win32 Debug’

# PROP BASE Use_MFC 0
# PROP BASE Use.Debug.Libraries 1
# PROP BASE Output_Dir "Debug'
# PROP BASE Intermediate_Dir "Debug*
# PROP BASE Target_Dir “"
# PROP Use_MFC 0
# PROP Use_Debug_Libraries 1
# PROP Output.Dir "Debug’
# PROP Intermediate_Dir "Debug’
# PROP Ignore.Export.Lib 0
# PROP Target.Dir
# ADD BASE CPP /nologo /MTd /W3 /On /GX /ZI /Od /D "WIN32’ /D "_DEBUG" /D
".WINDOWS* /D "_MBCS* /D ".USRDLL* /D "FUZZY.EXPORTS* /Yu’stdafx.h’ /FD /GZ /c
tt ADD CPP /nologo /MTd /W3 /On /GX/ZI /Od /D "WIN32’ /D ".DEBUG* /D ".WINDOWS* /
D ".MBCS” /D “.USRDLL* /D "PROCESSOR.EXPORTS’ /FD /GZ /C
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE WTL /nologo /D ".DEBUG* /mktyplib203 /win32
# ADD WTL /nologo /D “.DEBUG* /mktyplib203 /win32
# ADD BASE RSC /I 0x409 /d ".DEBUG*
# ADD RSC /I 0x409 /d ".DEBUG*
BSC3 2=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=1ink.exe
# ADD BASE LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:I386 /pdbtype:sept
# ADD LINK32 kemel32.1ib user32.1ib gdi32.1ib winspool.lib comdlg32.1ib
advapi32.1ib shell32.1ib ole32.1ib oleaut32.1ib uuid.lib odbc32.1ib odbccp32.1ib
/nologo /dll /debug /machine:I386 /out:’Debug/Fuzzy.vpr’ /pdbtype:sept
!ENDIF
# Begin Target
t Name "Fuzzy - Win32 Release*
# Name "Fuzzy - Win32 Debug*
# Begin Group "Source Files*
# PROP Default.Filter "cpp;c;cxx;rc;def;r;odl;idl;hpj;bat*
§ Begin Source File
SOURCE=.\Fuzzy.c
# End Source File
# Begin Source File
SOURCE=.\StdAfx.c
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♦ End Source File
♦ End Group
♦ Begin Group "Header Files'
♦ PROP Default_Filter *h,-hpp;hxx;hm;inl'
♦ Begin Source File
SOURCE=.\resource.h
♦ End Source File
♦ Begin Source File
SOURCE=.\StdAfx.h
♦ End Source File
♦ End Group
♦ Begin Group "Resource Files'
♦ PROP Default_Filter "ico;cur;fcmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe'
♦ Begin Source File
SOURCE=.\fpga.bin
♦ End Source File
♦ Begin Source File
SOURCE=.\Fuzzy.rc
♦ End Source File
♦ End Group
♦ End Target
♦ End Project

D.10.2 MFC Files
D. 10.2.1 StdAfx.h
// stdafx.h : include file for standard system include files,
// or project specific include files that are used frequently, but
//
are changed infrequently
//

♦if !defined(AFX_STDAFX_H_A1FA25B3_40C9_11D2_A13A_OOOOC0059AB9 INCLUDED.)
♦define AFX_STDAFX_H_JA1FA25B3_40C9_11D2JU.3A_0000C0059AB9__INCLUDED_
♦if _MSC_VER > 1000
♦pragma once
♦endif // _MSC_VER > 1000

// Insert your headers here
♦define WIN32_LEAN_AND_MEAN// Exclude rarely-used stuff from Windows headers
♦include <windows.h>
// ♦define _AFX_N0FORCE_LIBS
// iinclude “afxwin.h'
// TODO: reference additional headers your program requires here
//CCAFX_INSERT_LOCATION})
// Microsoft Visual C-t-+ will insert additional declarations imnediately before
the previous line.
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ttendif //
!de£ined(AFX_STDAFX_H_^A1FA2533_40C9_11D2_A13A_0000C0059AB9

INCLUDED.)

D. 10.2.2 StdAfx.c
II
II
II

stdafx.cpp : source file Chat includes just the standard includes
Lineup.pch will be the pre-compiled header
stdafx.obj will contain the pre-compiled type information

♦include "stdafx.h”
TODO: reference any additional headers you need in STDAFX.H
// and not in this file
II

D.10.3 Resource Files
D.10.3.1 resource.h
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
// Used by Lineup.rc
II

♦define IDR_FPGA

101

// Next default values for new objects
//

♦ifdef APSTUDIO_INVOKED
♦ifndef APSTUDIO_READONLY_SYMBOLS
♦define _APS_NEXT_RESOURCE_VALUE
♦define _APS_NEXT_COMMAND_VALUE
♦define _APS_NEXT_CONTROL_VALUE
♦define _APS_NEXT_SYMED_VALUE
♦endif
♦endif

102

40001
1000
101

D.10.3.2 Fuzzy.rc
//Microsoft Developer Studio generated resource script.
//

♦include "resource.h"
♦define APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
II
II

Generated from the TEXTINCLUDE 2 resource.

II

♦include “afxres.h”
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l

♦undef APSTUDIO_READONLY_SYMBOLS
l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l
II

English (U.S.) resources

♦if 1defined(AFX_RESOURCE_DLL) 11 defined(AFX_TARG_ENU)
♦ifdef _WIN32
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LANGUAGE LANG_ENGLISH, 3UBLANG_ENGLISH_US
♦pragma code_page(1252)
♦endif //_WIN32
///////////////////////////////////////////////////////////////////V/////////
II

// FPGA
II

IDR_FPGA

FPGA

DISCARDABLE

"fpga.bin*

♦ifdef APSTUtIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
II
II

TEXTINCLUDE

//

1 TEXTINCLUDE DISCARDABLE
BEGIN
"resource.h\0*
END
2 TEXTINCLUDE DISCARDABLE
BEGIN
"♦include ""afxres.h'”\r\n"
" \ 0*

END
3 TEXTINCLUDE DISCARDABLE
BEGIN
"\r\n”
" \ 0*

END
♦endif

// APSTUDIO_INVOKED

♦endif

// English (U.S.) resources

/////////////////////////////////////////////////////////////////////////////

♦ifndef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////

//

// Generated from the TEXTINCLUDE 3 resource.
//

/////////////////////////////////////////////////////////////////////////////

♦endif

II

not APSTUDIO_INVOKED

D.10.4 Fuzzy Code Files
D.10.4.I Fuzzv.c
// Fuzzy.c : Fuzzy processor for second generation camera
II
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♦include “stdafx.h*
♦include "resource.h*
/* Define video processor name V
♦define PBNAME “Fuzzy Processor 1024/5/3*
/* Number of parameters */
♦define PBNUMOPT 4
/* Their defaults */
♦define PBOPTDEFS 512,6,128,0
/* Their titles */
♦define PBOPT1 "Staring Pixel"
♦define PBOPT2 "Threshold*
♦define PBOPT3 “Line average*
♦define PBOPT4 "Jump adjustment*
/* The number of rules */
♦define PBNUMRULES 8
/* The rules themselves */
♦define PBRULES {0,0,0,0}, {0,3,0,4}, {1,2,2,0}, {1,3,32,0}, {2,2,32,0},
{2,1,223,0}, (3,2,0,0}, (3,3,15,0}
/* Set private data */
typedef struct _PD
{
BOOL synced;
int currentline;
int currentoffset;
int linelength;
} PD;
/* Include global functions */
♦include *..\Larch\ProcessorCode.h*

/* Generate 8 bytes coded paramaters for FPGA */
PR0CESS0R_API DWORD Generate (void *p, int ‘params, BYTE* coded)
{

PD *pd = (PD*)p;
int i;
/* Zero out all values initially */
for (i=0;i<GETPARAMS_MAX;i++)
{

coded[i]=0;
}

coded[0}
coded[l]
coded{2]
coded{3]
coded(4]

=
=
=
=
=

(params(0]-l) & 255;
(params(01-1) » 8;
params[1];
max(params[2]-32,0);
params[3];

pd->linelength = 1024;
return pd->linelength;
}
/* Initialize processor data */
PROCESSOR_API int InitData (void *p)
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PD *pd = (PD*)p;
pd->synced = FALSE;
pd->currenCline = 0;
pd->currentoffset = 0;
pd->linelength = 1024;
return sizeof(pbdata);
}

/* Initalize data before capture */
PROCESSOR_API void StartData(void *p)
C

PD 'pd = (PD*)p;
pd->synced = FALSE;
pd->currentline = 0;
pd->currentoffset = 0;
return;
}

/* Decompress/Decode video data from camera */
PROCESSOR_API BOOL AddData(void *p, BYTE **indata, int ’total, void *1)
(
PD *pd = (PD*)p;
lineinfo *li = (lineinfo*)1;
int i=0,linebad=0;
BYTE 'data = 'indata;
/* Look for sync bit '/
if (pd->synced == FALSE)
C

while (i<*total)
{
if ((data[i) & 4))

(
pd->currentoffset = 0;
pd->synced = TRUE;
break;
}

i+=4;
}
}

/* Get current line */
pd->currentline = li->line;
/* Loop through all the new data */
while(i<*total)
C

/* Go through a complete line */
while ((pd->currentoffset != pd->linelength) && (ic'total))
{
/* Skip flag byte (only 3 bits) */
if ((i & 3) != 0)
{
li->data[pd->currentoffset]=data[i];
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pd->currentoffset++;
}

i++;
}

/* End of line */
if (pd->currentoffset == pd->linelength)
{
t *
Finished it properly */
pd->synced = FALSE;
pd->currentoffset = 0;
/* Find Che sync code
while (i<*total)

*/

{

if ((i & 3) == 0)
{
if ((data[i] & 4))
{

pd->synced = TRUE;
linebad = data[i] & 2;
break;
}

}
i++;
}

/* Update data processed */
*indata += i;
•total -= i;
/* Update the line pointer only if line defective ’/
if (linebad)
{
pd->currentline = pd->currentline -t- l;
)

1i->1ine=pd->current1ine;
return TRUE;
}
else
{
/* Line not done •/
li->line=pd->currentline;
return FALSE;
}

}
/* Data done, line not likely done */
return FALSE;
}
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